**Lab2 Report**Liron Cohen 207481268  
Yuval Mor 209011543

**Question 1**

1. After execution of 2 cycles, the values will be:
2. The code tries to write a value to an old register (by using )  
   and also tries to read from a new register (by using ).   
   Both are wrong, we can only read from old registers and write to new registers.

**Question 2**

1. The first instruction takes 7 clock cycles:

The rest of the instructions take 6 clock cycles each:

So in total, the execution of instructions will take clock cycles.

1. Yes, there are microarchitectures that can support memory access every clock cycle. For example, a pipelined microarchitecture.
2. Advantages of the presented microarchitecture:
   1. Simple implementation.
   2. No hazards at all.

Disadvantages of the presented microarchitecture:

* 1. We can't instructions can't run in parallel.
  2. Lower throughput.

**Question 3**

Implementation of the low-level simulator is attached, along with the required txt files.

**Question 4**


The required files are attached.

**Question 5**

In lab 1 our program for sqrtq was very inefficient, so we improved it for this lab.

The new implementation includes several parts:

1. Initialization - load number from memory, set result to 0 and bit to be a number with only the second MSB set.
2. Check non-positive case - return 0
3. Check one as an input case - return 1 (and set result back to 0 afterward).
4. First loop - set bit to be the highest power of four that is lower or equal to number.
5. Second loop - add result to bit and check if the sum is smaller than number. If not, subtract the sum from number and change result accordingly. Shift bit by 2 anyway. Repeat that until bit is zero.
6. Store result in memory and halt.



The required files are attached.

**Question 6**

We were asked to implement a DMA state machine capable of copying a block of memory in the background, in parallel to continuing execution of the main program assembly code. In order to enable that, we chose to implement the DMA using threads. This way, one thread is executing the main program and the other thread is executing the DMA copy.

Our DMA state machine includes three states:

1. DMA\_STATE\_IDLE
   1. before any copy was called, and after HALT. In this state, the DMA does not copy anything.
2. DMA\_STATE\_WAIT
   1. after the first copy function was called, but before the thread was prioritized by the OS. We will also be at this state after finishing copying and before getting a new call for copy.   
      Notice that if a copy operation is called while another is in the process, the second one is waiting until the first one is finished.
3. DMA\_STATE\_ACTIVE
   1. once the thread was prioritized by the OS and starts copying until the copy is done.


We also added the two required instructions to support DMA:

1. CPY
   1. inputs are source address, destination address, and length.  
      This instruction starts the copy operation.
2. POL
   1. Input is a destination address. The operation puts in the desired address the number of bytes left to copy.

**Question 7**

Our DMA testing program checks the execution of copying 50 bytes from source address 50 to destination address 60. The program contains the following parts:

1. Initialization of the parameters - Initiating the source to be 50, the destination to be 60, and the length to be 50.
2. Calling the copy operation with the parameters.
3. Main program code to run in parallel - the program calculates the accumulative sum of values in memory from address 50 to 54.
4. Polling and checking for copy completion.
5. Copy validation -
   1. Putting in registers the values for source, destination, and final destination address.
   2. Loading the first byte in the source address and the destination address.
   3. If they are not the same values, write the result to failure (0) and jump to halt.
   4. If they are the same, incrementing the addresses for checking and continuing.
   5. This loop is running until we got to the final destination address.



The required files are attached.