Prof. Dr.-Ing. F. Hoppe

HTW-Berlin

IKT-Master

Digitale Systeme SS 2020

S 1

04\_Basic\_XDC.pdf FIX and UFIX Types

Zweierkomplement -> negatives MSB-Gewicht

Lab1-4 Q

FIX: signed 2s complement UFIX: unsigned

Knowledge Check

VA\_saturation2.circ VA\_saturation.circ

FPGAArithmetic 1.pdf

12-bit, Max:+1, Min:-1, Format: < FIX\_12\_10 >

< UFIX\_12\_10 >

10-bit, Max:0.8 ,Min: 0.2, Format: < UFIX\_10\_10 >

10.0000000000 .. 01.111111111= -2..(2-2<sup>-10</sup>)

00.0000000000 .. 11.1111111111 = 0..(4-2<sup>-10</sup>)


.0000000000 .. .1111111111

11-bit, Max:278,Min: -138, Format: < FIX\_11\_1 >


1000000000.0 .. 0111111111.1= -512 .. 511.5

$$<$$
Fix\_12\_9> +  $<$ Fix\_8\_3> =  $<$ Fix\_15\_9>

$$x < Ufix_8_6> =$$




### Saturation -- Sättigungs-Logik





Überlauf-Erkennung aus den Vorzeichen der Summanden und der Summe



# 05\_Signal\_Routing.pdf

## Quantization

- Truncate: Discard bits to the right of the least significant bit
- Round: Round to the nearest representable value or to the value farthest from zero if there are two equidistant nearest representable values

### Quantization:

Truncate

Round (unbiased: +/- Inf)

#### Overflow:

( Wrap

Saturate

Flag as error

#### Runden


In this example, (FPGAArithmetic\_2.pdf)
two 6-bit numbers are added (each
with 3 integer and 3 fractional bits, [3:3]),
then the answer is rounded to [4:2] ...


Observe that incorporating rounding
doubles the cost in this case!
The bottom row of adders is entirely due
to rounding.


Optimierung der Schaltung:

In this example, (FPGAArithmetic\_2.pdf) two 6-bit numbers are added (each with 3 integer and 3 fractional bits, [3:3]), then the answer is rounded to [4:0] ...

#### Volladdierer aus zwei Halbaddierern








## Overflow


- Saturate to the largest positive (or maximum negative) value
- Wrap the value (that is, discard any significant bits beyond the most significant bit in the fixed-point number)
- Flag an overflow as a Simulink error during simulation






## Reinterpret

Der Bitvektor bleibt unverändert. Der Wert ändert sich durch die neue Interpretion.













Format ändern, Wert erhalten. (soweit dies möglich ist, sonst wird gerundet oder abgeschnitten)











BitBasher Bit manipulation and augmentation through textual specification Based on Verilog syntax

- Concat inputs b,d,e and f:
   a = {b,d,e,f}
   Input b forms the msb's of output a and f
   forms the lsb's of output a
- Slicing


   a = {b[17:7]}

   Bits are numbered from 0(lsb) bit width-1(msb)
- Using constants
  - $a = \{4'o14, 4'hf, 3'b110, 5'd22,b\}$
  - 4'o14 represents an octal constant of bitwidth 4 and octal value 14
  - b,d,h represent binary, decimal and hex respectively
- Must have at least one variable

- Bit reversal a = {b[0:7]}B input is assumed to be 8 bits wide
- Repeating
   a = {4{b,d}}
   4 represents the repeat factor for the enclosed expression {b,d} and is equivalent to {b,d,b,d,b,d,b,d}
- · Multiple output
  - New-line is used as a separator of each output expression

# Expression Block (bitwise logical expression)

- And & (highest precedence)
- Or |
- Not  $\sim$
- Xor ^ (lowest precedence)
- Precedence can be changed by using parenthesis



## **Knowledge Check**

What is quantization? Why does it occur? State the two options available to handle it

- Quantization is a process of handling higher-precision number representation with a lower-precision number representation
- In the Simulink tool, the numbers are represented in double-precision;
   whereas in the Xilinx blockset, the numbers are represented in fixed point
- Truncate and Rounding are the two available options to handle it

What is an overflow? Why does it occur? State the three options available to handle


- An overflow occurs when a large number is represented in a smaller range representation
- In the Simulink tool, the numbers are represented in double-precision; whereas in the Xilinx blockset, the numbers are represented in fixed point
- Saturate, Wrap the value, and Flag an Error are the three available options


What is the purpose of HDL wrapper? (to wrap = ,wickeln', ,einhüllen';wrapper = ,Verpackung', ,Umschlag'; in der Informationstechnik ein Stück Software, welches ein anderes Stück Software umgibt)

- Extend the IP core/block functionality, allowing various data types
- Simplify the IP core interface, providing only necessary ports on a block
  - For example, DSP48 macro

Why do you need bit picking? State the four blocks available for this purpose


- There may be a need to:
  - Combine two data buses together to form a new bus
  - Force a conversion of data type, including the number of bits and binary bits
  - Reinterpret unsigned data as signed or the converse
  - Extract certain bits of data, especially when there is bit growth
- The four blocks available are: Concat, Convert, Reinterpret, Slice






Number of bits 5

Binary point 2



## 07\_Multirate\_Systems.pdf



Block Output	x	Up Sample	Down Sample
Sample Period			
Sample Period (GCD)			

# Simulink System Period:

## LAB 1 Simulink

#### **Step 1**: Introduction to Simulink


 → Start MATLAB via System Generator (menu or icon)


simulation stop time = 150




Create a new model, Simulink Library

→ Sources: Sine Wave, → Sinks: Scope
Sine Wave: frequency of 2\*pi\*(1/150);
Enable port data display;







 $C:\labs\Digitale\_SystemeSS19\labs\lab1$ 




**Step 2:** Analyze the effect of the sampling time Sine wave: sample time = 5; simulation time = 500; simulation time = 150;





Step 3: Create a simple filter design using Simulink Blocks Sine wave: sample time = 0; simulation time = 150; y(n) = x(n) + 3 \* x(n-1) Y(z) = X(z) + 3\*z - 1 \*X(z) = X(z)\*(1 + 3\*z - 1)





**Step 4:** Create a subsystem Edit > Create Subsystem Alternately: Ctlr+G





# LAB 2 12 x 8 MAC Using the Xilinx System Generator Lab

Multiplier input data widths of 12 bits and 8 bits of signed data, output width of 20 bits;

Accumulator output width of 27-bits

**Step 1:** Introduce the Xilinx Blockset Sine Wave (set frequency to 2\*pi\*1/150)

Gateway In (Number of bits = 8, Binary Point = 2, Quantization = round, overflow = saturate)

MUX between the Gateway Out and the Scope system generator token, select Wide Nonscalar Lines, Signal dimensions, Port data types under the Format > Port/Signal Displays Edit > Update Diagram






Gateway Out

Gateway In


 $D: \\ \labsel{labs} Labs \\ \labs \\ \la$ 


**Step 2:** Evaluate the precision and analyze the effect on output (fix\_8\_2)

Simulation > Configuration Parameters (stop time =500); run




Gateway In,
Output Data
Type =
Unsigned
Quantization =
round






Gateway In, Output Data Type = Signed Quantization = truncate


Gewichte	-3	2 10	5 8	4	2	1	1/2	1/4
Fix_8_2:	(	)(	)(	0	0	0.	.0	0
Min:	1	0	0	0	0	0.	0	0
Max:	0	1	1	1	1	1.	1	1




Gateway In, Output Data binary point = 6 fix\_8\_6 Reduce quantization error




Gateway In, sample period = 5 fix 8 6



Replace the sine wave source with the ramp Stop Time to 100 Gateway In: Binary Point = 0, (fix\_8\_0) Sample Period=10




Gateway In, sample period = 1



Prof. DrIng. F. Hoppe	HTW-Berlin	IKT-Master	Digitale Systeme SS 2020	Lab1-4 Q	S 19

### LAB 2 Step 3: Designing a 12 x 8 MAC

"Gateway Out Option" zur Darstellung der Binärformate, siehe S. 11



## **LAB 2 Step 4:** Configure and Simulate the 12 x 8 MAC

- o 12-bit input: signed data, binary point 0, sampling period 1
- o 8-bit input: signed data, binary point 0, sampling period 1
- o 3 rd input: Boolean type
- o Gateway Out:
  "Translate in to output port" box checked
- o Multiplier: Latency set to 3
- o Accumulator: output width of 27 bits, overflow method to wrap
- o Simulation parameters: stop time to 2500

#### Q1,Q2 (L=2):

At what time the first transition (sharp) occurs?

Antwort: 1037,

Q: Min-Wert? Max-Wert? Begründung? 2^26=67,108,864


Gateway In Options


## Quantization:




#### Overflow:









### **LAB 2 Step 5:** Estimate the Resources

compilation target = HDL Netlist; compilation target = HDL Netlist Part: Spartan 6 xc 6 slx45-2csg324 Add the Resource Estimator (from Xilinx Tools library)

Q3 Q5

multiplier latency = 2 Number of Slices: multiplier latency = 2 Use Embedded Multipliers

Number of FFs: Estimate Area
Number of LUTS: Number of Slices:
Number of IOBs: Number of LUTS:
Number of LUTS:

Q4 Number of Mults/DSP48s: multiplier latency = 3 Number of IOBs:

Number of Slices: Number of FFs :


Number of LUTS: Q5

Number of IOBs : multiplier latency = 3
Use Embedded Multipliers

Estimate Area Number of Slices: Number of FFs: Number of LUTS:


Number of Mults/DSP48s:

Number of IOBs:



Adder or subtracter-based accumulator. Output type and binary point position match the input.

Hardware notes: When "Reinitialize with input 'b' on reset" is selected, the accumulator is forced to run at the system rate even if the input 'b' is running at a slower rate.



Prof. DrIng. F. Hoppe	HTW-Berlin	IKT-Master	Digitale Systeme SS 2020	Lab1-4 O	S 22
11101. Dr. 1116. 1. 110ppc	III W Deliiii	TICI MUSICI	Digitale bystellie 88 2020	1_Q	0

## LAB 2 Step 6: Generate the VHDL Core

latency of the multiplier = 2 uncheck the embedded multiplier usage System Generator icon Click Generate

ISE Design Suite 14.7
File > Open Project and select mac\_cw.xise
Highlight the top-level file, called mac\_cw.vhd,
and double-click on Implement Design

- Compilation: HDL Netlist
- Part: Spartan 6 xc 6 slx45-2csg324
- Synthesis Tool: XST
- Hardware Description Language: VHDL
- Target Directory: ./ise
- Create Testbench: unchecked
- FPGA System Clock Period (ns): 10

#### Question 7

Open the Place and Route report file and fill in the following information

Number of Slice Registers: Number of Slice LUTs:

Ouestion 8

Open the post-PAR Static Timing report and fill in the following information

Maximum clock frequency:

## LAB 2 Step 6 Generate the HDL Code

- 6-1-1. Set the latency of the multiplier block to 2, and uncheck the embedded multiplier usage option.
- 6-1-2. Select Area as the goal and check Use behavioral HDL option.
- 6-1-3. Set the Fabric as the target and check Use behavioral HDL option of the accumulator.
- 6-1-4. Double-click the System Generator icon and specify the following settings.
- 6-1-5. Click Generate to generate the HDL code and ISE Project files.
- 6-1-6. Select Start > All Programs > Xilinx Design Tools > ISE Design Suite 14.3 > ISE Design Tools > Project Navigator.
- 6-1-7. Open the generated project by selecting File > Open Project and select mac cw.xise in the ise project directory.
- 6-1-8. Highlight the top-level file, called mac cw.vhd, and double-click on Implement Design.

#### Question 7

Open the Place and Route report file and	fill in the following information
Number of Slice Registers:	55
Number of Slice LUTs:	37
Question 8	
Open the post-PAR Static Timing report	and fill in the following information

Maximum clock frequency: ~255.62 MHz (3.912 ns) check embedded multiplier usage : ~163 MHz ??

# mult\_gen\_ds255.pdf Xilinx DS255 Multiplier v11.2, Data Sheet Features

• Drop-in module for Virtex®-7 and Kintex<sup>TM</sup>-7, Virtex-6, Virtex-5, Virtex-4, Spartan®-6, Spartan-3/XA, Spartan-3E/XA, Spartan-3A/3AN/3A DSP/XA FPGAs

Prof. DrIng. F. Hoppe	HTW-Rerlin	IKT-Mactor	Digitale Systeme SS 2020	Lab1-4 O	\$ 24
Prof. DrIng. F. Hoppe	HTW-Berlin	IKT-Master	Digitale Systeme 35 2020	Labi-4_Q	5 24

Table 3: Virtex-6 FPGA Family Performance and Resource Utilization

Multiplier Configuration	Data Type	Core Latency (Cycles)	Maximum Clock Frequency (MHz)	LUT/FF Pairs	LUT6s	FFs	XtremeDSP Slices
9x9 Use LUTs Optimize for Area	Unsigned	3	417	89	89	108	0
9x9 Use LUTs Optimize for Speed	Unsigned	4	450	116	115	110	0
12x12 Use LUTs Optimize for Area	Unsigned	3	373	158	158	180	0
12x12 Use LUTs Optimize for Speed	Unsigned	4	450	176	176	179	0
18x18 Use Mults Optimize for Speed	Signed	3	450	0	0	0	1


 $05\_Signal\_Routing.pdf; Signal\_Conversion; Bit\ Picking(Reinterpret,\ Convert,\ Concat,\ Slice);\ Overflow(Saturate,\ Wrap)$ 

05a\_Lab3\_Intro.pdf (pad the dual-port RAM data). Convert FIX\_12\_12 to FIX\_8\_6 (Slice.,Reinterprate)

# LAB 3 Signal Routing


"Gateway Out Option" zur Darstellung der Binärformate, siehe S. 11

Step 1 Create the Padding Logic ..\\_content\Xilinx\_DSP\_sysgen14\labsource\labs\labs\padding.mdl




Q1 Which blocks will be necessary to convert FIX\_8\_6 to UFIX\_8\_0, then to UFIX\_12\_0, and finally to FIX\_12\_12? Fix\_8\_6  $\rightarrow$  UFix\_8\_0 "Reinterpret"  $\rightarrow$  UFIX\_12\_0 Constant and Concat  $\rightarrow$  FIX\_12\_12 Reinterpret


### Lab 3 Step 2 Create the Unpadding Logic ..\\_content\Xilinx\_DSP\_sysgen14\labsource\labs\labs\unpadding.mdl



Q2: Which blocks will be necessary to convert FIX\_12\_12 to UFIX\_8\_0 and then to FIX\_8\_6? FIX\_12\_12  $\rightarrow$  Fix\_8\_0 Slice  $\rightarrow$  Fix\_8\_6 Reinterpret 06\_System\_Control.pdf Control Mechanisms(Enable and Reset Ports, Valid and Invalid Ports), MCode Block (State Machines, )




# **Padding Logic – Unpadding Logic – Test with other Values**



# LAB 4 Adressgenerator (Implementing System Control Lab )

Step 1 Creating the Design using Blocks ..\\_content\Xilinx\_DSP\_sysgen14\labsource\labs\labs\counter\_enabled.mdl




Simulate the design for 200 and verify that the output is similar to the figure shown below:


en

en port of the data counter

I							
Prof. DrIng.	F. Hoppe H7	ΓW-Berlin IK	KT-Master D	igitale Systeme S	S 2020 I	Lab1-4_Q	S 29




# LAB 4 Adressgenerator (zur besseren Anschaulichkeit geändertes Blockschaltbild)




Beim geänderten Blockschaltbild wurde das *Scope* über einen Multiplexer angesteuert, so dass die drei Signale in einem Bild dargestellt werden. Dadurch wird deutlich, dass sich die *Counter-Signale* nicht überlappen. Dies ist wichtig, da es sich um einen Adressgenerator für getrennte Adress-Bereiche im gemeinsamen *Block-Memory* handelt. Das *Count-Enable-Signal cnt\_en* wurde herausgeführt und mit *190* multipliziert um die Sichtbarkeit des *Booleschen* Signals mit (0 oder 1) zu verbessern. Es ist so deutlich erkennbar, dass *cnt\_en* gleich 0 ist, wenn der *coef\_counter* den Wert *183* hat und dass der *data\_counter* dann für einen Zeitschritt angehalten wird (das Signal *cnt\_en\_out* vor der Verwendung in *Lab5* wieder entfernt werden).

# Lab 4 Scope-Bild des geänderten Blockschaltbilds



### Lab 4 Step 2 Develop an MCode Model

 $.. \\ \c content \Xilinx\_DSP\_sysgen14 \labsource \labs \labs \c ounter\_enabled\_mcode.mdl$ 



Add the MCode block in the design from *Xilinx* Blockset > Index Select File > New > Function from the *MATLAB* main window

Write an *MCode* function that will look at the count input and set done to true when it is equal to 183, or *else* it will set done to *false*.

Save the file as *term\_cnt.m* 

Double-click the *MCode* block, and enter *term\_cnt* as the function name in the Block Parameter field.

Complete the rest of the design, making sure to add a register at the output of the *MCode* block.

```
MCode solution
function done = term_cnt(count)
if count == 183
    done = true;
else
    done = false;
end
```