

MACRO PIXEL ASIC (MPA):

The readout ASIC for the pixel-strip (PS) module of the CMS outer tracker at HL-LHC

Davide Ceresa

PH-ESE, CERN

on behalf of the **CMS Tracker Phase II electronics team**

PH-ESE seminar, 10th March, 2015




CMS Tracker will be upgraded during Phase II



HL-LHC will operate at 14 TeV centre of mass energy with a peak luminosity of $5 \times 10^{34} \text{ cm}^{-2} \text{s}^{-1}$

To exploit the very high interaction rate and integrated luminosity, reaching 3000 fb^{-1} , major upgrades to CMS are necessary



New Requirements for HL-LHC CMS Tracker

High granularity for efficient track reconstruction **beyond 140 Pile Up**

Improved material budget


Pixelated sensors.

Only in the inner part of the CMS tracker

Limited power budget

Provides **high pT information**, called **stubs**, to the Level-1 Trigger

Thanks to 3.8 T magnetic field



Two sensors Pt - modules

1 milion of interesting events can be fully readout per second

*L1 rate
500 kHz – 1 MHz
Fixed Latency = 10 us*

Level 1 Tracking






Image from “Phase 2 Upgrade of the CMS Tracker” by S Mersi – ICHEP 2014”

*Bunch crossing frequency
Ship all data @40 MHz is impossible
due to bandwidth limitation.*

Pt modules and Pixels compose the Tracker





Pixel Detector (RD53)

$\text{Pixels } 50\mu\text{m} \times 50\mu\text{m}$ or $100\mu\text{m} \times 100\mu\text{m}$

$r < 20\text{ cm}$

$TID \sim 1\text{ Grad}$

No high- pT information





Tracker Layout by G.Bianchi, N.De Maio and S.Mersi

PIXEL STRIP MODULE


The Pixelated Pt-Module

Pixel + Strip module readout scheme




Pixel + Strip module exploded view


PS module is fully integrate entity




Data Readout block diagram of SSA + MPA



Data Readout block diagram of SSA + MPA




Data Readout block diagram of SSA + MPA



Tracker Back-end data transmission optimization

Data transmission frequency 320 MHz with differential lines



Tracker Back-end data transmission

simulation and studies by S.Viret

TRG size (in bits)	Bend coding	Stub losses (in %)					
		All stubs			Good stubs		
		TOB 1	TOB 2	TOB 3	TOB 1	TOB 2	TOB 3
256	5	15.3	1.9	0.6	19.4	2.2	0.3
	3	12.3	1.3	0.5	15.9	1.4	0.2
	0	7.2	0.7	0.5	9.8	0.7	0.1
288	5	10.7	1.1	0.5	14.2	1.2	0.2
	3	8.2	0.8	0.5	11.1	0.8	0.1
	0	4.6	0.5	0.4	6.3	0.4	
312	5	8.2	0.8	0.5	11.1	0.8	0.1
	3	6.1	0.6	0.5	8.4	0.5	
	0	3.3	0.4	0.4	4.6	0.3	
320	5	7.4	0.7	0.5	10.1	0.7	0.1
	3	5.6	0.5	0.4	7.7	0.5	
	0	3.0	0.4	0.1	4.1	0.3	

	MPA/CBC bend bits	Proportion of PU4T (in%)	Stub losses (in %)			
			Good stubs (pT>2/ P<1)			
			TRG/Raw repartition (in bits)			
			After CONC	TIB 1 10G-LEC 768b/128b	TIB 2 LP-LEC 384b/64b	
PU140/T2-SB	4/4	10				
	3/3	10	0.2+/-0.4	0.0+/-0.5	0.0+/-0.5	
PU140/T3-SB	4/4	10				
	3/3	10	0.1+/-0.5	0.0+/-0.5	0.0+/-0.5	
PU200/T2-SB	4/4	10				
	3/3	10	0.5+/-0.3	0.3+/-0.4	0.3+/-0.4	
PU200/T3-SB	4/4	10				
	3/3	10	0.2+/-0.4	0.1+/-0.4	0.1+/-0.4	

Stub transmission to tracker back-end is clearly critical for the first barrel layer



Reduced thanks to:
Bend bits reduction
Tight Stub threshold
Different LP-GBT transmission mode

Good stub losses lower than 0.5% in all the tracker at Pile Up 200


Power budget inside the tracker is *limited*

Total Power Allocated per 16 MPAs and SSAs: **4W**

Total Power Allocated per MPA + SSA: **250 mW**


Rough Power Estimation:

Analog	70 mW	<i>I/O</i> <i>Clock Distribution</i> <i>Data Transport</i> <i>Stub Finding Logic</i> <i>L1 Data Logic</i> <i>Output Interface</i>
L1 Memory	70 mW	
SSA	40 mW	
Remaining	70 mW	



PS Module Masses	
1.6 mm	
AL-C V2-4	2.70
CFRP	4.41
Glue	2.17
Hybrid	1.76
Parylene	0.10
Sensors	4.54
Chips	2.70
GBT/DCDC	0.75
	19.13
	+ 1.75 g
2.6 mm	
AL-C V2-4	4.39
CFRP	4.41
Glue	2.19
Hybrid	1.82
Parylene	0.10
Sensors	4.54
Chips	2.70
GBT/DCDC	0.75
	20.90
	+ 1.95 g
4.0 mm	
AL-C V2-4	6.26
CFRP	4.41
Glue	2.18
Hybrid	1.90
Parylene	0.10
Sensors	4.54
Chips	2.70
GBT/DCDC	0.75
	22.84

all masses are in grams




PS module	CO ₂ temperature @ working point [°C]	thermal runaway [°C]
1.6 mm	-24.7	-10.8
2.6 mm	-25.6	-17.5
4.0 mm	-25.1	-14.5

Working temperature cooling: ~ -30C

Powering reference scheme

slide and studies from G. Blanchot, F. Faccio and S. Michelis




THE MACRO PIXEL ASIC

The Readout chip for the Pixel-Strip module


Macro Pixel ASIC specifications

Pixel Arrangement	120 x 16 = 1920 pixels
Macro Pixel Size	100 um x 1446 um
Silicon Detector type	n- on p+ of 200 um (~280 fF), DC coupled
Nominal signal	15000 e-
Technology	65 nm with 8-metals stack
Acquisition Type	Continuous
Acquisition Mode	Binary readout
Data types	<ul style="list-style-type: none"> 1) Encoded cluster position and width 2) Encoded stubs position
Readout types	<ul style="list-style-type: none"> 1) Triggered for full frame 2) Trigger-Less for high-pT information
Data storage	Pixel frame + strip frame for 10 us
Output data port	12 x sLVS @ 320 Mbps
Power budget	220 mW

MacroPixel ASIC Floorplan




Data Readout block diagram of SSA + MPA



Analog Front-End schematic


designed by J. Kaplon

Preamplifier




Transimpedance Preamplifier
with Krummenacher feedback
leakage compensation for $n+$ on
 p - detectors

Shaper



Single-ended to differential
folded cascode stage with
resistive load

Discriminator





Discriminator with:

- PMOS folded cascode input
- Swing limiter based on PMOS working in diode configuration
- Second stage with hysteresis (6mV)

Montecarlo simulations 100 runs for 2.5 fC

designed by J. Kaplon



Other simulation results:

Gain from S curves:

85 mV/fC

Time walk :

< 14 ns with threshold at 0.5 fC and signal from 0.75 to 12 fC

PSRR (Worst case):

> 10 dB


Noise(Worst case):

< 200 e- (SNR >> 20)


INL

< 2 %


Binary readout system



Data Readout block diagram of SSA + MPA




Cluster elimination and centroids extraction



Row Pixel Clustering

Avoids OR-ing of pixel columns → Higher efficiency




<i>Input:</i>	0	1	0	1	1	1	1	0	1	1	0	1	1	0	1	1	1	0
Count R:	0	1	0	1	2	3	4	5	0	1	2	0	1	2	0	1	2	0
Count L:	0	0	1	0	5	4	3	2	1	0	1	0	3	2	1	4	3	0
Centroid:	0	1	0	0	0	0	0	0	0	1	0	0	0	1	0	0	1	0
Half Pixel:	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0

Large cluster are eliminated locally

Centroid position encoding is the second step

Reference: "MEPHISTO a 128-channel front end chip with real time data sparsification and multi-hit capability" P. Fischer, G. Comes, H. Kruger.




Priority Encoder:

Encodes up to 6 coordinate/ 25ns of a 128 bits vector.

Used for:

- Strip centroid position
- Pixel centroid row position




(a) SCAN

(b) BACKPROPAGATION

Mephisto Encoder:


Encodes up to 2 coordinate/25ns cycle but low power.
Used for **Pixel centroid column position encoder** (x16 rows)

Parallax correction on encoded positions




*The shift is needed to compensate the **relative position between the chip and the collision point**:*

Strip parallax correction = +/- 400 um with a precision of +/- 50 um



Correlation logic select matching hits



Correlation logic select matching hits


- Input:
 - Strip Centroid List = 8 elements
 - Pixel Centroid List = 8 elements
 - Search Window = +/- 3 (7 strip around the Pixel Centroid)

- Pseudo-code:

```

Difference = Pixel Phi – Strip Phi
if (|Difference| <= Search window)
Generate Stub!
Stub Position = Pixel Phi
Stub Bending = Difference
Stub Z = Pixel Z

```



Correlation logic select matching hits


- Input:
 - Strip Centroid List = 8 elements
 - Pixel Centroid List = 8 elements
 - Search Window = +/- 3 (7 strip around the Pixel Centroid)

- Pseudo-code:

```

For ( Pixel Centroid List)
    For (Strip Centroid List)
        Difference = Pixel Phi – Strip Phi
        if (|Difference| =< Search window)
            Generate Stub!
            Stub Position = Pixel Phi
            Stub Bending = Difference
            Stub Z = Pixel Z
  
```

- Loop Unrolling is necessary to implement this code in HW.



Limit: 2 stubs for each Pixel Centroid:


- Strip/Pixel Centroid = n .
- Output Bus = $2n$.
- ECM Cell = n^2 .

Efficiency using Montecarlo events

Input from Montecarlo generated events are used to calculate and compare the different Stub finding architectures efficiencies.


500 Montecarlo Events from S.Viret:

```
#####
#
# Event 0
# NPU = 122
#
Module 1 1 1
pixeldigi 15 7 // 0 0.06 22.40 // 0.21 22.46 -111.46
pixeldigi 769 30 // 0 0.17 10.06 // -0.13 22.16 -114.78
pixeldigi 770 30 // 0 0.17 10.06 // -0.13 22.16 -114.78
pixeldigi 775 30 // 1 2.17 0.06 // -0.13 22.17 -114.78
pixeldigi 917 3 // 0 0.29 0.00 // -0.20 22.40 -110.88
stripdigi 8 0 // 0 0.06 22.40 // 0.21 22.73 -111.53
stripdigi 79 0 // 0 0.38 57.29 // 0.18 22.59 -111.53
stripdigi 80 0 // 0 0.38 57.29 // 0.18 22.59 -111.53
stub: 15.0 -1.5
...
```




Stub Finding logic efficiency results

*Without an **interconnect technology** (ex: TSV) between the two sides of the module, **tracks crossing the middle will not be identified as stubs***




Tracker Layout by G.Bianchi, N.De Maio and S.Mersi

Stub Finding logic efficiency results




Stub Finding logic efficiency results

Tilted layout solves the problem and decrease the number of modules, but complicates mechanics



Tracker Layout by G.Bianchi, N.De Maio and S.Mersi

Data Readout block diagram of SSA + MPA



Development of SRAM IP block



S. Bonacini, I. Kremastotis, K.Kloukinas,

Memory Compiler specifications


- Clock synchronous, pseudo dual-port memory
 - Write/Read operation @ same clock cycle
- Operating speed: 80 MHz @ 1.2 V
- Compatible with the 65nm CMOS
 - Only lower 4 metal levels used in the SRAM block
 - Only Standard-Vt transistors
 - Special design techniques for ***radiation tolerance***
- Memory Compiler specifications:
 - Minimum size: 128 words of 8 bit
 - Max size: 1k words of 256 bits
- Development work is outsourced

MPA Memory specifications:

17 SRAMs of 512 words x 128 bits
power dissipation more than 1/3 of total budget



Different architectures under study for L1 logic




THE MPA-LIGHT


The Macro Pixel ASIC demonstrator

MPA prototyping requires three ASICs


SRAM test
L1 Memory



MPA-Light
Analog FE circuitry
Digital Pixel Logic
Stub Finding Logic
Sensor Readout ASIC
MaPSA Assembly




Clock and SLVS structure
Clock Distribution
I/O




MPA-Light designed by J.Kaplon, D.Ceresa and R. De Olivera
Clock and SLVS structure designed by G.Traversi and L.Gaioni
SRAM test designed by external company, S.Bonacini and I. Kremastotis

MPA-Light ASIC floorplan




MPA-Light test system overview


developed by A. Caratelli



Synchronous and Asynchronous acquisition are available




Gain measures confirms specifications




$$\sigma(\text{cerf}) = \text{Eq. Noise Charge} = 276 e^- \pm 27 e^-$$

For every pixel, the gain is extracted with the complementary error function fitting




High pT information logic is working



1. No processing → Save in memory all the data from Pixel Matrix
2. With Data Reduction → Generate and save in memory Centroid or Stubs
3. Strip Emulator → OR the Pixel Column and send the data in output



Synchronous readout allows additional FE studies

Changing the calibration injection point and using the synchronous readout we can characterize the shaper of the analog FE




Shaper measurement for different pulses

The measurement allows peaking time, peak gain and walk time measurement which are in agreement with the simulation.




MaPSA-Light = 6 x MPA-Light + Pixel sensor



Design by G.Blanchot, et Al.

- **MAcro Pixel Sub Assembly (MAPSA) light**
- *Objective is to assemble a module of 3 x 2 MPA-light chips for a total of 288 pixels*



Conclusions

- ***MPA-Light:***
 - All measurement without sensor indicate that the ASIC is fully functional
 - Assembly with the sensor is foreseen in the next months
 - Sensor Characterization
 - Module assembly first prototype
- ***Full Macro Pixel ASIC project:***
 - Analog performance confirmed in 65 nm technology
 - Macro Pixel ASIC and Short Strip ASIC final development can start

Thanks to all the
CMS TRACKER PHASE II
ELECTRONICS TEAM

Davide Ceresa

PH-ESE, CERN


on behalf of the **CMS Tracker Phase II electronics team**

PH-ESE seminar, 10th March, 2015




SPARE SLIDES

MPA-Light Building Blocks




Calibration DAC measurement

Calibration DAC is the only DAC we can measure directly the voltage.




S-curve with trimming procedures

Trimming allows to correct for the threshold variation along the pixel array and to set the same threshold for all the pixels




Iterative trimming at nominal threshold

Allows optimization around the operative point




S-curve fitting with error functions

The error function and its complementary allows the extraction of the Analog Front-End parameters from the S-curves obtained from the hit counters




The fitting of a threshold S-curves provides threshold and noise information about the pixel

Threshold DAC measured with calibration pulses



For every pixel, the threshold is extracted with the error function fitting




Hit detector and No processing mode

```

>>> conf.ModifyPixel(range(1,3), 'SR', 1)      Synchronous readout active
>>> conf.Upload()                            in pixel from 1 to 4.
>>> daq.SendCalibrationStrobe(3, 4, 40, 40)  3 test
>>> (BX, hit) = daq.ReadMemory ()           pulses
>>> BX                                     Readout the memory and save the data in two variables
>>> BX
>>> hit
[27, 38, 49]                                Time stamp (Bunch crossing number when the memory is written)
[                                         Pixel hits in BX = 27
                                         Pixel hits in BX = 38
                                         Pixel hits in BX = 49]
                                         Pixel hits in BX = 49


```



Pixel clustering finds the center of the cluster

```
>>> conf.ModifyPixel(range(1,3), 'CW', 3)  
>>> conf.Upload()  
>>> daq.SendCalibrationStrobe(3, 4, 40, 40)  
>>> (BX, hit) = daq.ReadMemory (3)  
>>> BX  
[27, 38, 49]  
>>> hit  
['01000000000000000000000000000000', '01000000000000000000000000000000', '01000000000000000000000000000000']  
Pixel Clustering active (accepted cluster width 5)  
in pixel from 1 to 4.
```

Centroid in BX = 27
Centroid in BX = 38
Centroid in BX = 49



Centroid extraction encodes cluster positions

```
>>> conf.ModifyPeriphery('OM', 2)
```

```
>>> conf.Upload()
```

```
>>> daq. SendCalibrationStrobe(3, 4, 40, 40)
```

```
>>> (BX, centroids) = daq.ReadMemory (2)
```

```
>>> BX
```

[27, 38, 49]

```
>>> centroids
```


[[2.5, 2.5, 2.5], [1, 1, 1]]

Column coordinate

Row coordinate

Operative mode is set to Centroid extraction

Read memory mode is set to Centroid extraction




Shaper measurement for different biases


Current and voltage reference for the Analog front-end can be tuned through three external voltage reference:

- Bias Voltage
- Feedback Voltage
- Pre Amplifier Voltage

The three references can undergo a variation of +/- 25% and we can measure the effect on the shaper output with injection time sweep



MPA-Light ASIC allows two assemblies





- Only bump bonding in MPA design
- No extra material between strip and pixel sensors
- Better cooling of MPA





- Digital IO through sensor periphery
- Temperature gradient across the sensor surface can be critical
- Larger sensor can create problem in final design production




Chip Layout (clock distribution)



Chip Layout (sLVDS drivers and receivers)



Service Board with Staged DCDC scheme



Input power: low profile Molex Picoblade 2 poles connector (stands our current rating).


The filters will stay out of the shield area, must be on sides.


Wirebond based IO implemented so far.

The same low mass ECCA based coil is used for the 3 converters.



The new LV DCDCs still based on teh FEASTMP geometry. However we can consider a smaller package for this chip.

The 3 DCDC stages can be fitted in the available board space without excessive compromise.






1. Silicon strip sensor
2. Silicon pixel sensor
3. Macro-Pixel ASIC (MPA)
4. Al-CF sensor spacer
5. CFRP base plate
6. FE Hybrid
7. Opto-Link Hybrid
8. Power Hybrid
9. Short-strip ASIC (SSA)
10. Concentrator IC (CIC)
11. Hybrid CF support
12. Al-CF Hybrid spacer





More realistic tilted geometry



Material budget Outer Tracker (no Pixels)


S. Mersi et al., Performance of Tilted Inner Barrel, CMS Upgrade Workshop 1 April 2014

The gain by the Tilted inner section is clearly visible even at the full Tracker level




Material budget full tracker

S. Mersi et al., Performance of Tilted Inner Barrel, CMS Upgrade Workshop 1 April 2014



The results



This design still misses a few 'details':

- Most of the modules (on purpose to keep CAD model size reasonable).
- Power wire and optofibres and their handling during various assy stages
- Cooling pipe manifolding, supply lines and connections
- Outer supports (4 supports in the lower 2)



Radiation map for the Phase 2 Tracker



CMS Preliminary Simulation
2012 FLUKA geometry

CMS protons 7TeV per beam
Dose at 3000.0 [fb^{-1}]

