06/02/2023 – Architetture dei Sistemi di Elaborazione C

Nome, MATRICOLA

Domanda 3

Considerando il programma precedente e l'architettura del processore superscalare descritto in seguito; completare la tabella relativa alle prime 3 iterazioni.

Processor architecture:

- Issue 2 instructions per clock cycle
- jump instructions require 1 issue
- handle 2 instructions commit per clock cycle
- timing facts for the following separate functional units:
 - i. 1 Memory address 1 clock cycle
 - ii. 1 Integer ALU 1 clock cycle
 - iii. 1 Jump unit 1 clock cycle
 - iv. 1 FP multiplier unit, which is not pipelined: 6 stages
 - v. 1 FP divider unit, which is not pipelined: 6 clock cycles
 - vi. 1 FP Arithmetic unit, which is pipelined: 4 stages
- Branch prediction is always correct
- There are no cache misses
- There are 2 CDB (Common Data Bus).

	# iteration		Issue	EXE	MEM	CDB x2	COMMIT x2
	1	I.d f1,v1(r1)	1	2m	3	9	S
	1	I.d f2 ,v2(r1)	Ч	<u>3</u> m	G	S	6
	1	mul.d <u>f4</u> ,f1,f2	Q	6×		12	B
	1	I.d f3,v3(r1)	2	am	S	• 6	13
	1	mul.d f4,f4,f3	3 8 9	18×		24	25
	1	s.d f4,v4(r1)	M	SM			25
	1	daddi r2,r2,-1		ŝ		• 6	26
	1	dadduir171,8	9	19		7	26
	1	bnez <mark>r2</mark> ,loop	Ŋ	73			27
	2	I.d f1,v1(f1)	6	&m	9	10	27
	2	I.d (f2,v2(r1)	6	2 cm	10	• 13	28
	2	mul.d f4,f1,f2	M	12×		18 •	28
	2	I.d f3,v3(r1)	7	10 m	11	.112	23
	2	mul.d f4,f4,f3	ଷଷ ମ	2ax		30	31
	2	s.d f4,v4(r1)	Ø	11 m			31
	2	daddi r2,(2)-1	9)	10 i		• 11	32
0	2	daddui(r1)r1,8	တျ	11:		ાઉ	32
•	2	bnez (2)loop	9	121			33
-	3	I.d f1,v1(r1)	Ŋ	lam	15	16	33
	3	I.d f2,v2(r1)	11	l≤m	(6	13	36
	3	mul.d f4,f1,f2	12	3 0×	,	36	37
	3	I.d f3,v3(r1)	رح	16 m	(-)	ري.	37
	3	mul.d f4,f4,f3	13	37×		a 3	99
	3	s.d f4,v4(r1)	13 (3	17m			aç
	3	daddi r2,(2)-1	14	151		IG	as
	3	daddui r1,r1,8	(4	161		17	as
	3	bnez (2,)oop	15	(7)			46