

World's First Wide-Range 6-Axis MEMS MotionTracking™ Device for Sports and High Impact Applications

GENERAL DESCRIPTION

Many of today's wearable and sports solutions, which analyze the motion of a user's golf or tennis swings, soccer ball kicks, or basketball activities, require higher than currently available ± 2000 dps (degrees per second) FSR for gyroscope and $\pm 16g$ FSR for accelerometer to better insure that critical data is not lost at the point of high impact or high speed rotation. The ICM-20649 6-axis inertial sensor offers the smallest size, lowest profile and lowest power in conjunction with industry leading high FSR.

With an extended FSR range of ±4000 dps for gyroscope and ±30g for accelerometer, the ICM-20649 enables precise analysis of contact sports applications providing continuous motion sensor data before, during and after impact providing more accurate feedback


The ICM-20649 is the world's first wide-range 6-axis MotionTracking device for Sports and other High Impact applications. It is available in a 3x3x0.9 mm 24-pin QFN package.

ORDERING INFORMATION

PART	TEMP RANGE	PACKAGE	
ICM-20649†	-40°C to +85°C	24-Pin QFN	

[†]Denotes RoHS and Green-Compliant Package

BLOCK DIAGRAM



Motion Analysis Pod Architecture


APPLICATIONS

- Sports
- Wearable Sensors
- High Impact Applications

FEATURES

- 3-Axis gyroscope with programmable FSR of ±500 dps, ±100 dps, ±2000 dps, and ±4000 dps
- 3-Axis accelerometer with programmable FSR of ±4q, ±8q, ±16q, and ±30q
- User-programmable interrupts
- Wake-on-motion interrupt for low power operation of applications processor
- 512-byte FIFO buffer enables the applications processor to read the data in bursts
- On-Chip 16-bit ADCs and Programmable Filters
- DMP Enabled:
 - SMD, Step Count, Step Detect, Activity Classifier, RV, GRV
 - Calibration of accel/gyro/compass
- Host interface: 7 MHz SPI or 400 kHz I²C
- Digital-output temperature sensor
- VDD operating range of 1.71V to 3.6V
- MEMS structure hermetically sealed and bonded at wafer level
- RoHS and Green compliant

TYPICAL OPERATING CIRCUIT



Document Number: DS-000192 Revision: 1.0 Revision Date: 12/13/2016



TABLE OF CONTENTS

	GENE	RAL DESCRIPTION	1
	ORDE	RING INFORMATION	1
	APPLI	CATIONS	1
	FEAT	URES	1
	TYPIC	AL OPERATING CIRCUIT	1
1	Introd	duction	10
	1.1	Purpose and Scope	10
	1.2	Product Overview	10
2	Featu	res	11
	2.1	Gyroscope Features	11
	2.2	Accelerometer Features	11
	2.3	DMP Features	11
	2.4	Additional Features	11
3	Electr	rical Characteristics	12
	3.1	Gyroscope Specifications	12
	3.2	Accelerometer Specifications	13
	3.3	Electrical Specifications	14
	3.3.1	D.C. Electrical Characteristics	14
	3.3.2	A.C. Electrical Characteristics	15
	3.3.3	Other Electrical Specifications	16
	3.4	I ² C Timing Characterization	17
	3.5	SPI Timing Characterization	18
	3.6	Absolute Maximum Ratings	19
4	Appli	cations Information	20
	4.1	Pin Out Diagram and Signal Description	20
	4.2	Typical Operating Circuit	21
	4.3	Bill of Materials for External Components	21
	4.4	Block Diagram	22
	4.5	Overview	22
	4.6	Three-Axis MEMS Gyroscope with 16-bit ADCs and Signal Conditioning	23
	4.7	Three-Axis MEMS Accelerometer with 16-bit ADCs and Signal Conditioning	23
	4.8	Digital Motion Processor	23
	4.9	Primary I ² C and SPI Serial Communications Interfaces	23
	4.9.1	ICM-20649 Solution Using I ² C Interface	23
	4.9.2	ICM-20649 Solution Using SPI Interface	25
	4.10	Auxiliary I ² C Serial Interface	26
	4.11	Auxiliary I ² C Bus Modes of Operation:	26
	4.12	Self-Test	26



	4.13	Clocking	26
	4.14	Sensor Data Registers	27
	4.15	FIFO	27
	4.16	FSYNC	27
	4.17	Interrupts	27
	4.18	Digital-Output Temperature Sensor	27
	4.19	Bias and LDOs	27
	4.20	Charge Pump	27
	4.21	Power Modes	28
5	Progr	ammable Interrupts	29
6	Digita	al Interface	30
	6.1	I ² C and SPI Serial Interfaces	30
	6.2	I ² C Interface	30
	6.3	I ² C Communications Protocol	31
	6.4	I ² C Terms	33
	6.5	SPI Interface	33
7	Regist	ter Map	35
	7.1	User Bank 0 Register Map:	35
	7.2	User Bank 1 Register Map:	36
	7.3	User Bank 2 Register Map:	36
	7.4	User Bank 3 Register Map:	37
8	Regist	ter Descriptions	38
	8.1	USR Bank 0 Register Map	
	8.1.1	WHO_AM_I	
	8.1.2	USER_CTRL	
	8.1.3	LP_CONFIG	39
	8.1.4	PWR_MGMT_1	
	8.1.5	PWR_MGMT_2	
	8.1.6	INT_PIN_CFG	
	8.1.7	INT_ENABLE	
	8.1.8	INT_ENABLE_1	
	8.1.9	INT_ENABLE_2	
	8.1.10	INT_ENABLE_3	
	8.1.11	I2C_MST_STATUS	
	8.1.12	INT_STATUS	
	8.1.13	12.1.13 INT_STATUS_1	
	8.1.14	INT_STATUS_2	
	8.1.15	INT_STATUS_3	
	8.1.16	DELAY_TIMEH	
	8.1.17	DELAY_TIMEL	44



8.1.18	ACCEL_XOUT_H	44
8.1.19	ACCEL_XOUT_L	44
8.1.20	ACCEL_YOUT_H	44
8.1.21	ACCEL_YOUT_L	45
8.1.22	ACCEL_ZOUT_H	45
8.1.23	ACCEL_ZOUT_L	45
8.1.24	GYRO_XOUT_H	45
8.1.25	GYRO_XOUT_L	46
8.1.26	GYRO_YOUT_H	46
8.1.27	GYRO_YOUT_L	46
8.1.28	GYRO_ZOUT_H	46
8.1.29	GYRO_ZOUT_L	47
8.1.30	TEMP_OUT_H	47
8.1.31	TEMP_OUT_L	47
8.1.32	EXT_SLV_SENS_DATA_00	47
8.1.33	EXT_SLV_SENS_DATA_01	48
8.1.34	EXT_SLV_SENS_DATA_02	48
8.1.35	EXT_SLV_SENS_DATA_03	48
8.1.36	EXT_SLV_SENS_DATA_04	48
8.1.37	EXT_SLV_SENS_DATA_05	49
8.1.38	EXT_SLV_SENS_DATA_06	
8.1.39	EXT_SLV_SENS_DATA_07	49
8.1.40	EXT_SLV_SENS_DATA_08	49
8.1.41	EXT_SLV_SENS_DATA_09	50
8.1.42	EXT_SLV_SENS_DATA_10	
8.1.43	EXT_SLV_SENS_DATA_11	50
8.1.44	EXT_SLV_SENS_DATA_12	50
8.1.45	EXT_SLV_SENS_DATA_13	51
8.1.46	EXT_SLV_SENS_DATA_14	51
8.1.47	EXT_SLV_SENS_DATA_15	
8.1.48	EXT_SLV_SENS_DATA_16	51
8.1.49	EXT_SLV_SENS_DATA_17	52
8.1.50	EXT_SLV_SENS_DATA_18	
8.1.51	EXT_SLV_SENS_DATA_19	52
8.1.52	EXT_SLV_SENS_DATA_20	52
8.1.53	EXT_SLV_SENS_DATA_21	
8.1.54	EXT_SLV_SENS_DATA_22	53
8.1.55	EXT_SLV_SENS_DATA_23	
8.1.56	FIFO_EN_1	54



8.1.58	FIFO_RST	55
8.1.59	FIFO_MODE	55
8.1.60	FIFO_COUNTH	55
8.1.61	FIFO_COUNTL	55
8.1.62	FIFO_R_W	56
8.1.63	DATA_RDY_STATUS	56
8.1.64	FIFO_CFG	56
8.1.65	REG_BANK_SEL	56
8.2	USR Bank 1 Register Map	57
8.2.1	SELF_TEST_X_GYRO	57
8.2.2	SELF_TEST_Y_GYRO	57
8.2.3	SELF_TEST_Z_GYRO	57
8.2.4	SELF_TEST_X_ACCEL	57
8.2.5	SELF_TEST_Y_ACCEL	58
8.2.6	SELF_TEST_Z_ACCEL	58
8.2.7	XA_OFFS_H	58
8.2.8	XA_OFFS_L	58
8.2.9	YA_OFFS_H	58
8.2.10	YA_OFFS_L	59
8.2.11	ZA_OFFS_H	59
8.2.12	ZA_OFFS_L	59
8.2.13	TIMEBASE_CORRECTION_PLL	59
8.2.14	REG_BANK_SEL	60
8.3		
	USR Bank 2 Register Map	61
8.3.1	GYRO_SMPLRT_DIV	61
8.3.1 8.3.2	- ,	61
	GYRO_SMPLRT_DIV	61 61
8.3.2	GYRO_SMPLRT_DIVGYRO_CONFIG_1	61 61 62
8.3.2 8.3.3	GYRO_SMPLRT_DIV GYRO_CONFIG_1 GYRO_CONFIG_2 XG_OFFS_USRH XG_OFFS_USRL	61 61 62 63 64
8.3.2 8.3.3 8.3.4	GYRO_SMPLRT_DIV	61 61 62 63 64
8.3.2 8.3.3 8.3.4 8.3.5	GYRO_SMPLRT_DIV GYRO_CONFIG_1 GYRO_CONFIG_2 XG_OFFS_USRH XG_OFFS_USRL	61 61 62 63 64
8.3.2 8.3.3 8.3.4 8.3.5 8.3.6	GYRO_SMPLRT_DIV GYRO_CONFIG_1 GYRO_CONFIG_2. XG_OFFS_USRH XG_OFFS_USRL YG_OFFS_USRH	61 62 63 64 64
8.3.2 8.3.3 8.3.4 8.3.5 8.3.6 8.3.7	GYRO_SMPLRT_DIV GYRO_CONFIG_1 GYRO_CONFIG_2. XG_OFFS_USRH YG_OFFS_USRL. YG_OFFS_USRH YG_OFFS_USRL.	61 62 63 64 64 64
8.3.2 8.3.3 8.3.4 8.3.5 8.3.6 8.3.7 8.3.8	GYRO_SMPLRT_DIV GYRO_CONFIG_1 GYRO_CONFIG_2 XG_OFFS_USRH XG_OFFS_USRL YG_OFFS_USRH YG_OFFS_USRL	61 62 63 64 64 64
8.3.2 8.3.3 8.3.4 8.3.5 8.3.6 8.3.7 8.3.8 8.3.9	GYRO_SMPLRT_DIV. GYRO_CONFIG_1 GYRO_CONFIG_2. XG_OFFS_USRH YG_OFFS_USRL YG_OFFS_USRL ZG_OFFS_USRL ZG_OFFS_USRL ZG_OFFS_USRL ZG_OFFS_USRL	61 62 63 64 64 64 64
8.3.2 8.3.3 8.3.4 8.3.5 8.3.6 8.3.7 8.3.8 8.3.9 8.3.10 8.3.11 8.3.12	GYRO_SMPLRT_DIV GYRO_CONFIG_1 GYRO_CONFIG_2. XG_OFFS_USRH YG_OFFS_USRL YG_OFFS_USRL ZG_OFFS_USRL ZG_OFFS_USRL ACCEL_SMPLRT_DIV_1 ACCEL_SMPLRT_DIV_2	61 62 63 64 64 64 64 65
8.3.2 8.3.3 8.3.4 8.3.5 8.3.6 8.3.7 8.3.8 8.3.9 8.3.10 8.3.11	GYRO_SMPLRT_DIV GYRO_CONFIG_1 GYRO_CONFIG_2 XG_OFFS_USRH YG_OFFS_USRH YG_OFFS_USRH ZG_OFFS_USRH ZG_OFFS_USRH ZG_OFFS_USRH ACCEL_SMPLRT_DIV_1	61 62 63 64 64 64 64 65
8.3.2 8.3.3 8.3.4 8.3.5 8.3.6 8.3.7 8.3.8 8.3.9 8.3.10 8.3.11 8.3.12	GYRO_SMPLRT_DIV GYRO_CONFIG_1 GYRO_CONFIG_2. XG_OFFS_USRH YG_OFFS_USRL YG_OFFS_USRL ZG_OFFS_USRL ZG_OFFS_USRL ACCEL_SMPLRT_DIV_1 ACCEL_SMPLRT_DIV_2	61 62 63 64 64 64 65 65
8.3.2 8.3.3 8.3.4 8.3.5 8.3.6 8.3.7 8.3.8 8.3.9 8.3.10 8.3.11 8.3.12 8.3.13	GYRO_SMPLRT_DIV GYRO_CONFIG_1 GYRO_CONFIG_2. XG_OFFS_USRH YG_OFFS_USRL YG_OFFS_USRH ZG_OFFS_USRL ZG_OFFS_USRL ZG_OFFS_USRL ACCEL_SMPLRT_DIV_1 ACCEL_SMPLRT_DIV_2 ACCEL_INTEL_CTRL	61 62 63 64 64 64 65 65 65



	8.3.17	FSYNC_CONFIG	69
	8.3.18	TEMP_CONFIG	69
	8.3.19	MOD_CTRL_USR	70
	8.3.20	REG_BANK_SEL	70
	8.4	USR Bank 3 Register Map	71
	8.4.1	I2C_MST_ODR_CONFIG	71
	8.4.2	I2C_MST_CTRL	71
	8.4.3	I2C_MST_DELAY_CTRL	71
	8.4.4	I2C_SLVO_ADDR	72
	8.4.5	I2C_SLVO_REG	72
	8.4.6	I2C_SLVO_CTRL	72
	8.4.7	I2C_SLVO_DO	73
	8.4.8	I2C_SLV1_ADDR	73
	8.4.9	I2C_SLV1_REG	73
	8.4.10	I2C_SLV1_CTRL	74
	8.4.11	SLV1_DO	74
	8.4.12	I2C_SLV2_ADDR	7 5
	8.4.13	I2C_SLV2_REG	7 5
	8.4.14	I2C_SLV2_CTRL	7 5
	8.4.15	12C_SLV2_DO	76
	8.4.16	I2C_SLV3_ADDR	76
	8.4.17	I2C_SLV3_REG	76
	8.4.18	I2C_SLV3_CTRL	77
	8.4.19	12C_SLV3_DO	77
	8.4.20	I2C_SLV4_ADDR	78
	8.4.21	I2C_SLV4_REG	78
	8.4.22	I2C_SLV4_CTRL	78
	8.4.23	I2C_SLV4_DO	78
	8.4.24	I2C_SLV4_DI	79
	8.4.25	REG_BANK_SEL	79
9	Use N	lotes	80
	9.1	Gyroscope Mode Transition	80
	9.2	Power Management 1 Register Setting	80
	9.3	DMP Memory Access	80
	9.4	Time Base Correction	80
	9.5	I ² C Master Clock Frequency	81
	9.6	Clocking	81
	9.7	LP_EN Bit-Field Usage	82
	9.8	Register Access Using SPI Interface	82
10	Orien	itation of Axes	

9





11	Package Dimensions	. 84
12	Part Number Part Markings	. 86
13	References	. 8
14	Revision History	89





LIST OF FIGURES

Figure 1. I ² C Bus Timing Diagram	17
Figure 2. SPI Bus Timing Diagram	18
Figure 3. Pin out Diagram for ICM-20649 3.0x3.0x0.9 mm QFN	20
Figure 4. ICM-20649 Application Schematic (a) I ² C operation (b) SPI operation	21
Figure 5. ICM-20649 Block Diagram	22
Figure 6. ICM-20649 Solution Using I ² C Interface	24
Figure 7. ICM-20649 Solution Using SPI Interface	25
Figure 8. START and STOP Conditions	
Figure 9. Acknowledge on the I ² C Bus	31
Figure 10. Complete I ² C Data Transfer	32
Figure 11. Typical SPI Master / Slave Configuration	34
Figure 12. Orientation of Axes of Sensitivity and Polarity of Rotation	
Figure 13. Package Dimensions	
Figure 14. Part Number Package Markings	





LIST OF TABLES

Table 1. Gyroscope Specifications	12
Table 1. Gyroscope Specifications	13
Table 3. D.C. Electrical Characteristics	14
Table 4. A.C. Electrical Characteristics	16
Table 5. Other Electrical Specifications	16
Table 6. I ² C Timing Characteristics	
Table 7. SPI Timing Characteristics (7 MHz)	18
Table 8. Absolute Maximum Ratings	19
Table 9. Signal Descriptions	20
Table 10. Bill of Materials	21
Table 11. Power Modes for ICM-20649	28
Table 12. Table of Interrupt Sources	29
Table 13. Serial Interface	30
Table 14. I ² C Terms	33
Table 15. Configuration	
Table 16. Gyroscope Filter Bandwidths (Low-Power Mode)	63
Table 17. Accelerometer Configuration	67
Table 18. Accelerometer Configuration 2	68
Table 19. I ² C Master Clock Frequency	81
Table 20. Package Dimensions	85
Table 21. Part Number Package Markings	86



1 INTRODUCTION

1.1 PURPOSE AND SCOPE

This document is a preliminary product specification, providing a description, specifications, and design related information on the ICM-20649 MotionTracking device.

Final specifications are available via our sales contacts. For references to register map and descriptions of individual registers, please refer to the ICM-20649 Register Map and Register Descriptions sections.

1.2 PRODUCT OVERVIEW

The ICM-20649 is a MotionTracking device that combines a 3-axis gyroscope, 3-axis accelerometer, and a Digital Motion Processor™ (DMP) all in a small 3.0x3.0x0.9mm QFN package. The device supports the following features:

- Android Lollipop support
- FIFO of size 512 bytes (FIFO size will vary depending on DMP feature-set)
- Runtime Calibration
- Enhanced FSYNC functionality to improve timing for applications like EIS

ICM-20649 devices, with their 6-axis integration, on-chip DMP, and run-time calibration firmware, enable manufacturers to eliminate the costly and complex selection, qualification, and system level integration of discrete devices, guaranteeing optimal motion performance for consumers.

The gyroscope has a programmable full-scale range up to ±4000 dps. The accelerometer has a user-programmable accelerometer full-scale range up to ±30g. Factory-calibrated initial sensitivity of both sensors reduces production-line calibration requirements.

Other key features include on-chip 16-bit ADCs, programmable digital filters, an embedded temperature sensor, and programmable interrupts. The device features I²C and SPI serial interfaces, a VDD operating range of 1.71V to 3.6V, and a separate digital IO supply, VDDIO from 1.71V to 3.6V.

Communication with all registers of the device is performed using I^2C at up to 100 kHz (standard-mode) or up to 400 kHz (fast-mode), or SPI at up to 7 MHz.

By leveraging its patented and volume-proven CMOS-MEMS fabrication platform, which integrates MEMS wafers with companion CMOS electronics through wafer-level bonding, InvenSense has driven the package size down to a footprint and thickness of 3.0x3.0x0.9 mm (24-pin QFN), to provide a very small yet high-performance, low-cost package. The device provides high robustness by supporting 10,000g shock reliability.

Document Number: DS-000192 Page 10 of 89



FEATURES

GYROSCOPE FEATURES

The triple-axis MEMS gyroscope in the ICM-20649 includes the following features:

- Digital-output X-, Y-, and Z-axis angular rate sensors (gyroscopes) with a user-programmable full-scale range of ±500 dps, ±1000 dps, ±2000 dps, and ±4000 dps and integrated 16-bit ADCs
- Digitally-programmable low-pass filter
- Factory calibrated sensitivity scale factor
- Self-test

ACCELEROMETER FEATURES

The triple-axis MEMS accelerometer in ICM-20649 includes the following features:

- Digital-output X-, Y-, and Z-axis accelerometer with a programmable full scale range of ±4q, ±8q, ±16q, and ±30q and integrated 16-bit ADCs
- User-programmable interrupts
- Wake-on-motion interrupt for low power operation of applications processor
- Self-test

DMP FEATURES 2.3

The DMP in ICM-20649 includes the following capabilities:

- Offloads computation of motion processing algorithms from the host processor. The DMP can be used to minimize power, simplify timing, simplify the software architecture, and save valuable MIPS on the host processor for use in applications.
- Optimized for Android Lollipop for low power features (AP suspended) including SMD, Step Count, Step Detect, Activity Classification, Rotation Vector, and Gaming Rotation Vector
- Optimized for Android Lollipop batching, both while the AP is active and suspended. The DMP will also batch data from externally connected sensors such as a compass, or pressure sensor.
- The DMP enables ultra-low power run-time and background calibration of the accelerometer, gyroscope, and compass, maintaining optimal performance of the sensor data for both physical and virtual sensors generated through sensor fusion. This enables the best user experience for all sensor enabled applications for the lifetime of the device.
- DMP features simplify the software architecture resulting in quicker time to market.
- DMP features are OS, Platform, and Architecture independent, supporting virtually any AP, MCU, or other embedded architecture.

ADDITIONAL FEATURES

The ICM-20649 includes the following additional features:

- I²C at up to 100 kHz (standard-mode) or up to 400 kHz (fast-mode) or SPI at up to 7 MHz for communication with registers
- Auxiliary master I²C bus for reading data from external sensors (e.g. magnetometer)
- Digital-output temperature sensor
- 10,000g shock tolerant
- MEMS structure hermetically sealed and bonded at wafer level
- RoHS and Green compliant

Document Number: DS-000192



ELECTRICAL CHARACTERISTICS

GYROSCOPE SPECIFICATIONS

Typical Operating Circuit of section 4.2, VDD = 1.8 V, VDDIO = 1.8 V, TA = 25°C, unless otherwise noted.

Note: All specifications apply to Standard (Duty-Cycled) Mode and Low-Noise Mode, unless noted otherwise.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	GYROSCOPE SENSITIVITY					
Full-Scale Range	GYRO_FS_SEL = 0		±500		dps	1
	GYRO_FS_SEL = 1		±1000		dps	1
	GYRO_FS_SEL = 2		±2000		dps	1
	GYRO_FS_SEL = 3		±4000		dps	1
Gyroscope ADC Word Length			16		bits	1
Sensitivity Scale Factor	GYRO_FS_SEL = 0		65.5		LSB/(dps)	1
	GYRO_FS_SEL = 1		32.8		LSB/(dps)	1
	GYRO_FS_SEL = 2		16.4		LSB/(dps)	1
	GYRO_FS_SEL = 3		8.2		LSB/(dps)	1
Sensitivity Scale Factor Tolerance	25°C		±0.5		%	3
Sensitivity Scale Factor Variation Over	-40°C to +85°C		±2		%	2
Temperature						
Nonlinearity	Best fit straight line; 25°C		±0.1		%	2, 4
Cross-Axis Sensitivity			±2		%	2, 4
	ZERO-RATE OUTPUT (ZRO)					
Initial ZRO Tolerance	25°C (Component-level)		±5		dps	3
ZRO Variation Over Temperature	-40°C to +85°C		±0.05		dps/°C	2
G'	ROSCOPE NOISE PERFORMANCE (GYR	O_FS_SEL=	0)			
Noise Spectral Density	Based on Noise Bandwidth = 10 Hz		0.0175		dps/√Hz	3
GYROSCOPE MECHANICAL FREQUENCIES		25	27	29	kHz	3
LOW PASS FILTER RESPONSE	Programmable Range	5.7		197	Hz	1, 4
GYROSCOPE START-UP TIME	From Full-Chip Sleep mode		35		ms	2, 4
	Standard (duty-cycled) Mode	4.4		562.5	Hz	
	Low-Noise Mode					
	GYRO_FCHOICE = 1;	4.4		1.125k	Hz	
OUTPUT DATA RATE	GYRO_DLPFCFG = x					1
	Low-Noise Mode					
	GYRO_FCHOICE = 0;			9k	Hz	
	GYRO_DLPFCFG = x					

Table 1. Gyroscope Specifications

- Guaranteed by design.
- Derived from validation or characterization of parts, not guaranteed in production. 2.
- 3. Tested in production.
- Low-noise mode specification.



3.2 ACCELEROMETER SPECIFICATIONS

Typical Operating Circuit of section 4.2, VDD = 1.8 V, VDDIO = 1.8 V, T_A = 25°C, unless otherwise noted.

Note: All specifications apply to Standard (Duty-Cycled) Mode and Low-Noise Mode, unless noted otherwise.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES	
ACCELEROMETER SENSITIVITY							
	ACCEL_FS = 0		±4		g	1	
Full-Scale Range	ACCEL_FS = 1		±8		g	1	
ruii-scale rafige	ACCEL_FS = 2		±16		g	1	
	ACCEL_FS = 3		±30		g	1	
ADC Word Length	Output in two's complement format		16		bits	1	
	ACCEL_FS = 0		8,192		LSB/g	1	
Sensitivity Scale Factor	ACCEL_FS = 1		4,096		LSB/g	1	
Sensitivity Scale Factor	ACCEL_FS = 2		2,048		LSB/g	1	
	ACCEL_FS = 3		1,024		LSB/g	1	
Initial Tolerance	Component-level		±0.5		%	3	
Sensitivity Change vs. Temperature	-40°C to +85°C ACCEL_FS=0		±0.026		%/ºC	2	
Nonlinearity	Best Fit Straight Line		±0.5		%	2, 4	
Cross-Axis Sensitivity			±2		%	2, 4	
Initial Tolerance	Component-level, all axes		±65		m <i>g</i>	3	
Zero-G Level Change vs. Temperature	0°C to +85°C		±0.80		mg/°C	2	
	ACCELEROMETER NOISE PERFORM	/IANCE					
Noise Spectral Density	Based on Noise Bandwidth = 10 Hz		285		μ <i>g/</i> √Hz	3	
LOW PASS FILTER RESPONSE	Programmable Range	5.7		246	Hz	1, 4	
INTELLIGENCE FUNCTION INCREMENT			32		mg/LSB	1	
A COST ED ON ASTED CTARTUR TIME	From Sleep mode		20		ms	2, 4	
ACCELEROMETER STARTUP TIME	From Cold Start, 1ms V _{DD} ramp		30		ms	2, 4	
	Low-Power Mode	0.27		562.5	Hz		
	Low-Noise Mode						
	ACCEL_FCHOICE = 1;	4.5		1.125k	Hz		
OUTPUT DATA RATE	ACCEL_DLPFCFG = x					1	
	Low-Noise Mode						
	ACCEL_FCHOICE = 0;			4.5k	Hz		
	ACCEL_DLPFCFG = x						

Table 2. Accelerometer Specifications

- 1. Guaranteed by design.
- 2. Derived from validation or characterization of parts, not guaranteed in production.
- 3. Tested in production.
- 4. Low-noise mode specification.



3.3 ELECTRICAL SPECIFICATIONS

3.3.1 D.C. Electrical Characteristics

Typical Operating Circuit of section 4.2, VDD = 1.8 V, VDDIO = 1.8 V, T_A = 25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES	
SUPPLY VOLTAGES							
VDD		1.71	1.8	3.6	V	1	
VDDIO		1.71	1.8	3.6	V	1	
	SUPPLY CURRENTS						
Gyroscope Only (DMP & Accelerometer disabled)	Low-Noise Mode		2.67		mA	2	
Accelerometer Only (DMP & Gyroscope disabled)	Low-Noise Mode		760		μΑ	2	
Gyroscope + Accelerometer (DMP disabled)	Low-Noise Mode		3.21		mA	2	
Gyroscope Only (DMP & Accelerometer disabled)	Low-Power Mode, 102.3 Hz update rate, 1x averaging filter		1.23		mA	2, 3	
Accelerometer Only (DMP & Gyroscope disabled)	Low-Power Mode, 102.3 Hz update rate, 1x averaging filter		68.9		μΑ	2, 3	
Gyroscope + Accelerometer (DMP disabled)	Low-Power Mode, 102.3 Hz update rate, 1x averaging filter		1.27		mA	2, 3	
Full-Chip Sleep Mode			8		μΑ	2	
	TEMPERATURE RANGE						
Specified Temperature Range	Performance parameters are not applicable beyond Specified Temperature Range	-40		+85	°C	1	

Table 3. D.C. Electrical Characteristics

- 1. Guaranteed by design.
- 2. Derived from validation or characterization of parts, not guaranteed in production.
- 3. The 102.3 Hz ODR value shown here is an example; please see the section below for the full list of ODRs supported and corresponding current values.



3.3.2 A.C. Electrical Characteristics

Typical Operating Circuit of section 4.2, VDD = 1.8 V, VDDIO = 1.8 V, T_A = 25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	NOTES
County Page Time (T		PPLIES	1 22	400		
Supply Ramp Time (T _{RAMP})	Monotonic ramp. Ramp rate is 10% to 90% of the final value.	0.01	20	100	ms	1
		TURE SENSOR				_
Operating Range	Ambient	-40		85	°C	T
Sensitivity	Untrimmed	10	333.87	03	LSB/°C	1
Room Temp Offset	21°C		0		LSB	1
		-On RESET				
Supply Ramp Time (T _{RAMP})	Valid power-on RESET	0.01	20	100	ms	1
Start-up time for register read/write	From power-up		11	100	ms	1
, , , , , , , , , , , , , , , , , , , ,	AD0 = 0		1101000		-	
I ² C ADDRESS	AD0 = 1		1101001			
	DIGITAL INPUTS (FS)	NC, ADO, SCLK,	SDI, CS)			_
V _{IH} , High Level Input Voltage		0.7*VDDIO			V	
V _{IL} , Low Level Input Voltage				0.3*VDDIO	V	1
C _I , Input Capacitance			< 10		pF	1
	DIGITAL OU	TPUT (SDO, INT)				
V _{он} , High Level Output Voltage	$R_{LOAD} = 1 M\Omega;$	0.9*VDDIO			V	
V _{OL1} , LOW-Level Output Voltage	$R_{LOAD} = 1 M\Omega;$			0.1*VDDIO	V	
V _{OL.INT1} , INT Low-Level Output Voltage	OPEN = 1, 0.3 mA sink			0.1	V	1
	Current					
Output Leakage Current	OPEN = 1		100		nA	
t _{INT} , INT Pulse Width	LATCH_INT_EN = 0		50		μs	
	I ² C I/O	(SCL, SDA)				
V _{IL} , LOW Level Input Voltage		-0.5 V		0.3*VDDIO	V	
V _{IH} , HIGH-Level Input Voltage		0.7*VDDIO		VDDIO +	V	
				0.5 V		
V _{hys} , Hysteresis			0.1*VDDIO		V	
V _{OL} , LOW-Level Output Voltage	3 mA sink current	0		0.4	V	1
I _{OL} , LOW-Level Output Current	$V_{OL} = 0.4 V$		3		mA	_
	V _{OL} = 0.6 V		6		mA	
Output Leakage Current			100		nA	_
t _{of} , Output Fall Time from V _{IHmax} to	C _b bus capacitance in pf	20+0.1 C _b		250	ns	
V _{ILmax}		10111/101 0111/1				
V 10W Level Invest Veltage	AUXILLIARY I/O		DA)	0.3*1/0010		
V _{IL} , LOW-Level Input Voltage		-0.5 V		0.3*VDDIO	V	
V _{IH} , HIGH-Level Input Voltage		0.7* VDDIO		VDDIO +	V	
V Hustovosis			0.1* VDDIO	0.5 V	V	
V _{hys} , Hysteresis V _{OL1} , LOW-Level Output Voltage	VDDIO > 2 V: 1 mA sink	0	0.1. ADDIO	0.4	V	
V _{OL1} , LOW-Level Output Voltage	VDDIO > 2 V; 1 mA sink current	0		0.4	v	
V _{OL3} , LOW-Level Output Voltage	VDDIO < 2 V; 1 mA sink	0		0.2* VDDIO	V	1
Vol3, LOW-Level Output Voltage	current	0		0.2 VDDIO	v	1
I _{OL} , LOW-Level Output Current	V _{OL} = 0.4 V	+	3		mA	+
10L, 20 W Level Output Current	$V_{OL} = 0.4 \text{ V}$ $V_{OL} = 0.6 \text{ V}$		6		mA	
Output Leakage Current	V UL - 0.0 V		100		nA	1
t_{of} , Output Fall Time from V_{IHmax} to	C _b bus capacitance in pF	20+0.1C _b	100	250	ns	1
V _{ILmax}	Su sus capacitance in pi	20.0.100		250	1.15	
Linux	INTERNAL	CLOCK SOURCE		1		
	Accelerometer Only Mode	-5		+5	%	1
	Gyroscope or 6-Axis Mode	1-		-		1
	WITHOUT Timebase	-9		+9	%	_
Clock Frequency Initial Tolerance	Correction				, -	
	Gyroscope or 6-Axis Mode					
		-1	ĺ	+1	i .	i .

Page 16 of 89



PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Frequency Variation over	Accelerometer Only Mode	-10		+10	%	1
Temperature	Gyroscope or 6-Axis Mode		±1		%	1

Table 4. A.C. Electrical Characteristics

Notes:

1. Derived from validation or characterization of parts, not guaranteed in production.

3.3.3 Other Electrical Specifications

Typical Operating Circuit of section 4.2, VDD = 1.8 V, VDDIO = 1.8 V, T_A = 25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	Units	Notes		
SERIAL INTERFACE								
Registers Read/Write High S	Low Speed Characterization		100 ±10%		kHz			
	High Speed Characterization		7 ±10%		MHz			
I2C Operating Frequency	All registers, Fast-mode			400	kHz			
I ² C Operating Frequency	All registers, Standard-mode			100	kHz			

Table 5. Other Electrical Specifications



3.4 I²C TIMING CHARACTERIZATION

Typical Operating Circuit of section 4.2, VDD = 1.8 V, VDDIO = 1.8 V, T_A = 25°C, unless otherwise noted.

PARAMETERS	CONDITIONS	MIN	TYPICAL	MAX	UNITS	NOTES
I ² C TIMING	I ² C FAST-MODE					
f _{SCL} , SCL Clock Frequency				400	kHz	1, 2
t _{HD.STA} , (Repeated) START Condition Hold		0.6			μs	1, 2
Time						
t _{LOW} , SCL Low Period		1.3			μs	1, 2
t _{HIGH} , SCL High Period		0.6			μs	1, 2
t _{SU.STA} , Repeated START Condition Setup		0.6			μs	1, 2
Time						
t _{HD.DAT} , SDA Data Hold Time		0			μs	1, 2
t _{SU.DAT} , SDA Data Setup Time		100			ns	1, 2
t _r , SDA and SCL Rise Time	C _b bus cap. from 10 to 400 pF	20+0.1C _b		300	ns	1, 2
t _f , SDA and SCL Fall Time	C _b bus cap. from 10 to 400 pF	20+0.1C _b		300	ns	1, 2
t _{SU.STO} , STOP Condition Setup Time		0.6			μs	1, 2
t _{BUF} , Bus Free Time Between STOP and		1.3			μs	1, 2
START Condition						
C _b , Capacitive Load for each Bus Line			< 400		pF	1, 2
t _{VD.DAT} , Data Valid Time				0.9	μs	1, 2
t _{VD.ACK} , Data Valid Acknowledge Time				0.9	μs	1, 2

Table 6. I²C Timing Characteristics

- $1. \hspace{0.5cm} \hbox{Timing Characteristics apply to both Primary and Auxiliary I2C Bus.}$
- 2. Based on characterization of 5 parts over temperature and voltage as mounted on evaluation board or in sockets.




Figure 1. I²C Bus Timing Diagram



3.5 SPI TIMING CHARACTERIZATION

Typical Operating Circuit of section 4.2, VDD = 1.8 V, VDDIO = 1.8 V, T_A = 25°C, unless otherwise noted.

Parameters	Conditions	Min	Typical	Max	Units	Notes
SPI TIMING						
f _{SCLK} , SCLK Clock Frequency				7	MHz	
t _{LOW} , SCLK Low Period		64			ns	
t _{ніGH} , SCLK High Period		64			ns	
t _{SU.CS} , CS Setup Time		8			ns	
t _{HD.CS} , CS Hold Time		500			ns	
t _{SU.SDI} , SDI Setup Time		5			ns	
t _{HD.SDI} , SDI Hold Time		7			ns	
t _{VD.SDO} , SDO Valid Time	C _{load} = 20 pF			59	ns	
t _{HD.SDO} , SDO Hold Time	C _{load} = 20 pF	6			ns	
t _{DIS.SDO} , SDO Output Disable Time				50	ns	

Table 7. SPI Timing Characteristics (7 MHz)

Note:

1. Based on characterization of 5 parts over temperature and voltage as mounted on evaluation board or in sockets.




Figure 2. SPI Bus Timing Diagram



3.6 ABSOLUTE MAXIMUM RATINGS

Stress above those listed as "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to the absolute maximum ratings conditions for extended periods may affect device reliability.

Parameter	Rating
Supply Voltage, VDD	-0.5V to 4V
Supply Voltage, VDDIO	-0.5V to 4V
REGOUT	-0.5V to 2V
Input Voltage Level (AUX_DA, AD0, FSYNC, INT, SCL, SDA)	-0.5V to VDD + 0.5V
Acceleration (Any Axis, unpowered)	10,000 <i>g</i> for 0.2 ms
Operating Temperature Range	-40°C to +105°C
Storage Temperature Range	-40°C to +125°C
Electrostatic Discharge (ESD) Protection	2 kV (HBM);
Electrostatic discharge (ESD) Protection	200V (MM)
Latch-up	JEDEC Class II (2),125°C
Laten-up	±100 mA

Table 8. Absolute Maximum Ratings



4 APPLICATIONS INFORMATION

4.1 PIN OUT DIAGRAM AND SIGNAL DESCRIPTION

PIN NUMBER	PIN NAME	PIN DESCRIPTION			
7	AUX_CL	I ² C Master serial clock, for connecting to external sensors.			
8	VDDIO	Digital I/O supply voltage.			
9	AD0 / SDO	I ² C Slave Address LSB (AD0); SPI serial data output (SDO).			
10	REGOUT	Regulator filter capacitor connection.			
11	FSYNC	Frame synchronization digital input. Connect to GND if unused			
12	INT1	Interrupt 1.			
13	VDD	Power supply voltage.			
18	GND	Power supply ground.			
19	INT2	Interrupt 2.			
20	RESV	Reserved. Connect to GND.			
21	AUX_DA	I ² C master serial data, for connecting to external sensors.			
22	nCS	Chip select (SPI mode only).			
23	SCL / SCLK	I ² C serial clock (SCL); SPI serial clock (SCLK).			
24	SDA / SDI	I ² C serial data (SDA); SPI serial data input (SDI).			
1 – 6, 14 - 17	NC	No Connect pins. Do not connect.			

Table 9. Signal Descriptions




Figure 3. Pin out Diagram for ICM-20649 3.0x3.0x0.9 mm QFN



4.2 TYPICAL OPERATING CIRCUIT




Figure 4. ICM-20649 Application Schematic (a) I²C operation (b) SPI operation

4.3 BILL OF MATERIALS FOR EXTERNAL COMPONENTS

Component	Label	Specification	Quantity
Regulator Filter Capacitor	C1	Ceramic, X7R, 0.1 μF ±10%	1
VDD Bypass Capacitor	C2	Ceramic, X7R, 0.1 μF ±10%	1
VDDIO Bypass Capacitor	C3	Ceramic, X7R, 0.1 μF ±10%	1

Table 10. Bill of Materials



4.4 BLOCK DIAGRAM




Figure 5. ICM-20649 Block Diagram

4.5 OVERVIEW

The ICM-20649 is comprised of the following key blocks and functions:

- Three-axis MEMS rate gyroscope sensor with 16-bit ADCs and signal conditioning
- Three-axis MEMS accelerometer sensor with 16-bit ADCs and signal conditioning
- Digital Motion Processor (DMP) engine
- Primary I²C and SPI serial communications interfaces
- Auxiliary I²C serial interface
- Self-Test
- Clocking
- Sensor Data Registers
- FIFO
- FSYNC
- Interrupts
- Digital-Output Temperature Sensor
- Bias and LDOs
- Charge Pump
- Power Modes



4.6 THREE-AXIS MEMS GYROSCOPE WITH 16-BIT ADCS AND SIGNAL CONDITIONING

The ICM-20649 consists of three independent vibratory MEMS rate gyroscopes, which detect rotation about the X-, Y-, and Z- Axes. When the gyros are rotated about any of the sense axes, the Coriolis Effect causes a vibration that is detected by a capacitive pickoff. The resulting signal is amplified, demodulated, and filtered to produce a voltage that is proportional to the angular rate. This voltage is digitized using individual on-chip 16-bit Analog-to-Digital Converters (ADCs) to sample each axis. The full-scale range of the gyro sensors may be digitally programmed to ±500, ±1000, ±2000, or ±4000 degrees per second (dps).

4.7 THREE-AXIS MEMS ACCELEROMETER WITH 16-BIT ADCS AND SIGNAL CONDITIONING

The ICM-20649's 3-Axis accelerometer uses separate proof masses for each axis. Acceleration along a particular axis induces displacement on the corresponding proof mass, and capacitive sensors detect the displacement differentially. The ICM-20649's architecture reduces the accelerometers' susceptibility to fabrication variations as well as to thermal drift. When the device is placed on a flat surface, it will measure 0g on the X- and Y-axes and +1g on the Z-axis. The accelerometers' scale factor is calibrated at the factory and is nominally independent of supply voltage. Each sensor has a dedicated sigma-delta ADC for providing digital outputs. The full scale range of the digital output can be adjusted to $\pm 4g$, $\pm 8g$, $\pm 16g$, or $\pm 30g$.

4.8 DIGITAL MOTION PROCESSOR

The embedded Digital Motion Processor (DMP) within the ICM-20649 offloads computation of motion processing algorithms from the host processor. The DMP acquires data from accelerometers, gyroscopes, and additional third party sensors such as magnetometers, and processes the data. The resulting data can be read from the FIFO. The DMP has access to the external pins, which can be used for generating interrupts.

The purpose of the DMP is to offload both timing requirements and processing power from the host processor. Typically, motion processing algorithms should be run at a high rate, often around 200 Hz, in order to provide accurate results with low latency. This is required even if the application updates at a much lower rate; for example, a low power user interface may update as slowly as 5 Hz, but the motion processing should still run at 200 Hz. The DMP can be used to minimize power, simplify timing, simplify the software architecture, and save valuable MIPS on the host processor for use in applications.

The DMP is optimized for Android Lollipop support.

4.9 PRIMARY I²C AND SPI SERIAL COMMUNICATIONS INTERFACES

The ICM-20649 communicates to a system processor using either a SPI or an I^2C serial interface. The ICM-20649 always acts as a slave when communicating to the system processor. The LSB of the of the I^2C slave address is set by pin 1 (AD0).

4.9.1 ICM-20649 Solution Using I²C Interface

In Figure 6, the system processor is an I²C master to the ICM-20649. In addition, the ICM-20649 is an I²C master to the optional external compass sensor. The ICM-20649 has limited capabilities as an I²C Master, and depends on the system processor to manage the initial configuration of any auxiliary sensors. The ICM-20649 has an interface bypass multiplexer, which connects the system processor I²C bus pins 23 and 24 (SCL and SDA) directly to the auxiliary sensor I²C bus pins 7 and 21 (AUX_CL and AUX_DA).

Once the auxiliary sensors have been configured by the system processor, the interface bypass multiplexer should be disabled so that the ICM-20649 auxiliary I²C master can take control of the sensor I²C bus and gather data from the auxiliary sensors.

Document Number: DS-000192 Page 23 of 89

Revision: 1.0






Figure 6. ICM-20649 Solution Using I²C Interface



4.9.2 **ICM-20649 Solution Using SPI Interface**

In Figure 7, the system processor is an SPI master to the ICM-20649. Pins 9, 22, 23, and 24 are used to support the SDO, nCS, SCLK, and SDI signals for SPI communications. Because these SPI pins are shared with the I²C slave pins (9, 23 and 24), the system processor cannot access the auxiliary I²C bus through the interface bypass multiplexer, which connects the processor I²C interface pins to the sensor I²C interface pins. Since the ICM-20649 has limited capabilities as an I²C Master, and depends on the system processor to manage the initial configuration of any auxiliary sensors, another method must be used for programming the sensors on the auxiliary sensor I²C bus pins 7 and 21 (AUX CL and AUX DA).

When using SPI communications between the ICM-20649 and the system processor, configuration of devices on the auxiliary I²C sensor bus can be achieved by using I²C Slaves 0-4 to perform read and write transactions on any device and register on the auxiliary I²C bus. The I²C Slave 4 interface can be used to perform only single byte read and write transactions. Once the external sensors have been configured, the ICM-20649 can perform single or multi-byte reads using the sensor I²C bus. The read results from the Slave 0-3 controllers can be written to the FIFO buffer as well as to the external sensor registers.

For more information regarding the control of the ICM-20649's auxiliary I²C interface, please refer to the ICM-20649 Register Map and Register Descriptions sections.




Figure 7. ICM-20649 Solution Using SPI Interface



4.10 AUXILIARY I2C SERIAL INTERFACE

The ICM-20649 has an auxiliary I²C bus for communicating to an off-chip 3-Axis digital output magnetometer or other sensors. This bus has two operating modes:

- I²C Master Mode: The ICM-20649 acts as a master to any external sensors connected to the auxiliary I²C bus
- <u>Pass-Through Mode</u>: The ICM-20649 directly connects the primary and auxiliary I²C buses together, allowing the system processor to directly communicate with any external sensors.

4.11 AUXILIARY I²C BUS MODES OF OPERATION:

 $\underline{I^2C}$ Master Mode: Allows the ICM-20649 to directly access the data registers of external digital sensors, such as a magnetometer. In this mode, the ICM-20649 directly obtains data from auxiliary sensors without intervention from the system applications processor.

For example, in I²C Master mode, the ICM-20649 can be configured to perform burst reads, returning the following data from a magnetometer:

- X magnetometer data (2 bytes)
- Y magnetometer data (2 bytes)
- Z magnetometer data (2 bytes)

The I²C Master can be configured to read up to 24 bytes from up to 4 auxiliary sensors. A fifth sensor can be configured to work single byte read/write mode.

<u>Pass-Through Mode</u>: Allows an external system processor to act as master and directly communicate to the external sensors connected to the auxiliary I²C bus pins (AUX_DA and AUX_CL). In this mode, the auxiliary I²C bus control logic (3rd party sensor interface block) of the ICM-20649 is disabled, and the auxiliary I²C pins AUX_CL and AUX_DA (pins 7 and 21) are connected to the main I²C bus (Pins 23 and 24) through analog switches internally. Pass-Through mode is useful for configuring the external sensors.

4.12 SELF-TEST

Self-test allows for the testing of the mechanical and electrical portions of the sensors. The self-test for each measurement axis can be activated by means of the gyroscope and accelerometer self-test registers.

When the self-test is activated, the electronics cause the sensors to be actuated and produce an output signal. The output signal is used to observe the self-test response.

The self-test response is defined as follows:

SELF-TEST RESPONSE = SENSOR OUTPUT WITH SELF-TEST ENABLED — SENSOR OUTPUT WITHOUT SELF-TEST ENABLED

The self-test response for each gyroscope axis is defined in the gyroscope specification table, while that for each accelerometer axis is defined in the accelerometer specification table.

When the value of the self-test response is within the specified min/max limits, the part has passed self-test. When the self-test response exceeds the min/max values, the part is deemed to have failed self-test. It is recommended to use InvenSense MotionApps software for executing self-test.

4.13 CLOCKING

The internal system clock sources include: (1) an internal relaxation oscillator, and (2) a PLL with MEMS gyroscope oscillator as the reference clock. With the recommended clock selection setting (CLKSEL = 1), the best clock source for optimum sensor performance and power consumption will be automatically selected based on the power mode. Specifically, the internal relaxation oscillator will be selected when operating in accelerometer only mode, while the PLL will be selected whenever gyroscope is on, which includes gyroscope and 6-axis modes.

Document Number: DS-000192 Page 26 of 89



As clock accuracy is critical to the preciseness of distance and angle calculations performed by DMP, it should be noted that the internal relaxation oscillator and PLL show different performances in some aspects. The internal relaxation oscillator is trimmed to have a consistent operating frequency at room temperature, while the PLL clock frequency varies from part to part. The PLL frequency deviation from the nominal value in percentage is captured in register TIMEBASE_CORRECTION_PLL (detailed in section 12.5), and users can factor it in during distance and angle calculations to not sacrifice accuracy. Other than that, PLL has better frequency stability and lower frequency variation over temperature than the internal relaxation oscillator.

4.14 SENSOR DATA REGISTERS

The sensor data registers contain the latest gyro, accelerometer, auxiliary sensor, and temperature measurement data. They are read-only registers, and are accessed via the serial interface. Data from these registers may be read anytime.

4.15 FIFO

The ICM-20649 contains a FIFO of size 512 bytes (FIFO size will vary depending on DMP feature-set) that is accessible via the Serial Interface. The FIFO configuration register determines which data is written into the FIFO. Possible choices include gyro data, accelerometer data, temperature readings, auxiliary sensor readings, and FSYNC input.

A FIFO counter keeps track of how many bytes of valid data are contained in the FIFO. The FIFO register supports burst reads. The interrupt function may be used to determine when new data is available.

For further information regarding the FIFO, please refer to the ICM-20649 Register Map and Register Descriptions sections.

4.16 FSYNC

The FSYNC pin can be used from an external interrupt source to wake up the device from sleep. It is particularly useful in EIS applications to synchronize the gyroscope ODR with external inputs from an imaging sensor. Connecting the VSYNC or HSYNC pin of the image sensor subsystem to FSYNC on ICM-20649 allows timing synchronization between the two otherwise unconnected subsystems.

An FSYNC_ODR delay time register is used to capture the delay between an FSYNC pulse and the very next gyroscope data ready pulse.

4.17 INTERRUPTS

Interrupt functionality is configured via the Interrupt Configuration register. Items that are configurable include the INT pins configuration, the interrupt latching and clearing method, and triggers for the interrupt. Section 5 provides a summary of interrupt sources. The ICM-20649 includes two interrupt pins, INT1 and INT2. Certain DMP-based interrupts are mapped to INT2 while all other interrupts are mapped to INT1. The interrupt status can be read from the Interrupt Status register.

For further information regarding interrupts, please refer to the ICM-20649 Register Map and Register Descriptions sections.

4.18 DIGITAL-OUTPUT TEMPERATURE SENSOR

An on-chip temperature sensor and ADC are used to measure the ICM-20649 die temperature. The readings from the ADC can be read from the FIFO or the Sensor Data registers.

4.19 BIAS AND LDOS

The bias and LDO section generates the internal supply and the reference voltages and currents required by the ICM-20649. Its two inputs are an unregulated VDD and a VDDIO logic reference supply voltage. The LDO output is bypassed by a capacitor at REGOUT. For further details on the capacitor, please refer to the Bill of Materials for External Components.

4.20 CHARGE PUMP

An on-chip charge pump generates the high voltage required for the MEMS oscillators.

Document Number: DS-000192 Page 27 of 89



4.21 POWER MODES

The following table lists the user-accessible power modes for ICM-20649.

MODE	NAME	GYRO	ACCEL	DMP
1	Sleep Mode	Off	Off	Off
2	Accelerometer Mode	Off	Low-Noise or Duty-Cycled	Duty-Cycled or Off
3	Gyroscope Mode	Low-Noise or Duty- Cycled	Off	Duty-Cycled or Off
4	6-Axis Mode	Low-Noise or Duty- Cycled	Low-Noise or Duty-Cycled	Duty-Cycled or Off
5	DMP only mode	Off	Off	Duty-Cycled

Table 11. Power Modes for ICM-20649

Note: The standard mode of gyroscope and accelerometer operation is duty-cycled.

Page 29 of 89



5 PROGRAMMABLE INTERRUPTS

The ICM-20649 has a programmable interrupt system which can generate an interrupt signal on the INT pins. Status flags indicate the source of an interrupt. Interrupt sources may be enabled and disabled individually. The following table lists the interrupt sources and which interrupt may propagate to which pin.

INTERRUPT SOURCE	INTERRUPT PIN
DMP Interrupt	INT1/INT2
Wake on Motion Interrupt	INT1
PLL RDY Interrupt	INT1
I2C Master Interrupt	INT1
Raw Data Ready Interrupt	INT1
FIFO Overflow Interrupt	INT1
FIFO Watermark Interrupt	INT1

Table 12. Table of Interrupt Sources

For information regarding interrupt registers, please refer to the ICM-20649 Register Map and Register Descriptions sections.



6 DIGITAL INTERFACE

6.1 I²C AND SPI SERIAL INTERFACES

The internal registers and memory of the ICM-20649 can be accessed using either I²C at 400 kHz or SPI at 7 MHz. SPI operates in four-wire mode.

Pin Number	Pin Name	Pin Description
9	AD0 / SDO	I ² C Slave Address LSB (AD0); SPI serial data output (SDO)
22	nCS	Chip select (SPI mode only)
23	SCL / SCLK	I ² C serial clock (SCL); SPI serial clock (SCLK)
24	SDA / SDI	I ² C serial data (SDA); SPI serial data input (SDI)

Table 13. Serial Interface

Note: To prevent switching into I²C mode when using SPI, the I²C interface should be disabled by setting the I2C_IF_DIS configuration bit. Setting this bit should be performed immediately after waiting for the time specified by the "Start-Up Time for Register Read/Write" in section 3.3.1.

For further information regarding the IZC IF DIS bit, please refer to the ICM-20649 Register Map and Register Descriptions sections.

6.2 I²C INTERFACE

 I^2C is a two-wire interface comprised of the signals serial data (SDA) and serial clock (SCL). In general, the lines are open-drain and bidirectional. In a generalized I^2C interface implementation, attached devices can be a master or a slave. The master device puts the slave address on the bus, and the slave device with the matching address acknowledges the master.

The ICM-20649 always operates as a slave device when communicating to the system processor, which thus acts as the master. SDA and SCL lines typically need pull-up resistors to VDD. The maximum bus speed is 400 kHz.

The slave address of the ICM-20649 is b110100X which is 7 bits long. The LSB bit of the 7-bit address is determined by the logic level on pin ADO. This allows two ICM-20649s to be connected to the same I²C bus. When used in this configuration, the address of the one of the devices should be b1101000 (pin ADO is logic low) and the address of the other should be b1101001 (pin ADO is logic high).



6.3 I²C COMMUNICATIONS PROTOCOL

START (S) and STOP (P) Conditions

Communication on the I²C bus starts when the master puts the START condition (S) on the bus, which is defined as a HIGH-to-LOW transition of the SDA line while SCL line is HIGH (see figure below). The bus is considered to be busy until the master puts a STOP condition (P) on the bus, which is defined as a LOW to HIGH transition on the SDA line while SCL is HIGH (see Figure 8).

Additionally, the bus remains busy if a repeated START (Sr) is generated instead of a STOP condition.




Figure 8. START and STOP Conditions

Data Format / Acknowledge

I²C data bytes are defined to be 8-bits long. There is no restriction to the number of bytes transmitted per data transfer. Each byte transferred must be followed by an acknowledge (ACK) signal. The clock for the acknowledge signal is generated by the master, while the receiver generates the actual acknowledge signal by pulling down SDA and holding it low during the HIGH portion of the acknowledge clock pulse.

If a slave is busy and cannot transmit or receive another byte of data until some other task has been performed, it can hold SCL LOW, thus forcing the master into a wait state. Normal data transfer resumes when the slave is ready, and releases the clock line (refer to Figure 9).




Figure 9. Acknowledge on the I2C Bus

Document Number: DS-000192 Page 31 of 89



Communications

After beginning communications with the START condition (S), the master sends a 7-bit slave address followed by an 8th bit, the read/write bit. The read/write bit indicates whether the master is receiving data from or is writing to the slave device. Then, the master releases the SDA line and waits for the acknowledge signal (ACK) from the slave device. Each byte transferred must be followed by an acknowledge bit. To acknowledge, the slave device pulls the SDA line LOW and keeps it LOW for the high period of the SCL line. Data transmission is always terminated by the master with a STOP condition (P), thus freeing the communications line. However, the master can generate a repeated START condition (Sr), and address another slave without first generating a STOP condition (P). A LOW to HIGH transition on the SDA line while SCL is HIGH defines the stop condition. All SDA changes should take place when SCL is low, with the exception of start and stop conditions.




Figure 10. Complete I²C Data Transfer

To write the internal ICM-20649 registers, the master transmits the start condition (S), followed by the I²C address and the write bit (0). At the 9th clock cycle (when the clock is high), the ICM-20649 acknowledges the transfer. Then the master puts the register address (RA) on the bus. After the ICM-20649 acknowledges the reception of the register address, the master puts the register data onto the bus. This is followed by the ACK signal, and data transfer may be concluded by the stop condition (P). To write multiple bytes after the last ACK signal, the master can continue outputting data rather than transmitting a stop signal. In this case, the ICM-20649 automatically increments the register address and loads the data to the appropriate register. The following figures show single and two-byte write sequences.

Single-Byte Write Sequence

Master	S	AD+W		RA		DATA		Р
Slave			ACK		ACK		ACK	

Burst Write Sequence

Master	S	AD+W		RA		DATA		DATA		Р
Slave			ACK		ACK		ACK		ACK	

To read the internal ICM-20649 registers,

the master sends a start condition, followed by the I^2C address and a write bit, and then the register address that is going to be read. Upon receiving the ACK signal from the

ICM-20649, the master transmits a start signal followed by the slave address and read bit. As a result, the ICM-20649 sends an ACK signal and the data. The communication ends with a not acknowledge (NACK) signal and a stop bit from master. The NACK condition is defined such that the SDA line remains high at the 9th clock cycle. The following figures show single and two-byte read sequences.

Document Number: DS-000192 Page 32 of 89

Revision: 1.0



Single-Byte Read Sequence

Master	S	AD+W		RA		S	AD+R			NACK	Р
Slave			ACK		ACK			ACK	DATA		

Burst Read Sequence

Master	S	AD+W		RA		S	AD+R			ACK		NACK	Р
Slave			ACK		ACK			ACK	DATA		DATA		

6.412C TERMS

SIGNAL	DESCRIPTION
S	Start Condition: SDA goes from high to low while SCL is high
AD	Slave I ² C address
W	Write bit (0)
R	Read bit (1)
ACK	Acknowledge: SDA line is low while the SCL line is high at the 9 th clock cycle
NACK	Not-Acknowledge: SDA line stays high at the 9th clock cycle
RA	ICM-20649 internal register address
DATA	Transmit or received data
Р	Stop condition: SDA going from low to high while SCL is high

Table 14. I²C Terms

6.5 SPI INTERFACE

SPI is a 4-wire synchronous serial interface that uses two control lines and two data lines. The ICM-20649 always operates as a Slave device during standard Master-Slave SPI operation.

With respect to the Master, the Serial Clock output (SCLK), the Serial Data Output (SDO) and the Serial Data Input (SDI) are shared among the Slave devices. Each SPI slave device requires its own Chip Select (CS) line from the master.

CS goes low (active) at the start of transmission and goes back high (inactive) at the end. Only one CS line is active at a time, ensuring that only one slave is selected at any given time. The CS lines of the non-selected slave devices are held high, causing their SDO lines to remain in a high-impedance (high-z) state so that they do not interfere with any active devices.

SPI Operational Features

- 1. Data is delivered MSB first and LSB last
- 2. Data is latched on the rising edge of SCLK
- 3. Data should be transitioned on the falling edge of SCLK
- 4. The maximum frequency of SCLK is 7 MHz
- 5. SPI read and write operations are completed in 16 or more clock cycles (two or more bytes). The first byte contains the SPI Address, and the following byte(s) contain(s) the SPI data. The first bit of the first byte contains the Read/Write bit and indicates the Read (1) or Write (0) operation. The following 7 bits contain the Register Address. In cases of multiple-byte Read/Writes, data is two or more bytes:

SPI Address format

MSB							LSB
R/W	A6	A5	A4	А3	A2	A1	Α0

SPI Data format

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0

6. Supports Single or Burst Read/Writes.






Figure 11. Typical SPI Master / Slave Configuration



7 REGISTER MAP

The following table lists the register map for the ICM-20649, for user banks 0, 1, 2, 3.

7.1 USER BANK 0 REGISTER MAP:

Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
00	0	WHO_AM_I	R				WHO_A	M_I[7:0]			
03	3	USER_CTRL	R/W	DMP_EN	FIFO_EN	I2C_MST_EN	I2C_IF_DIS	DMP_RST	SRAM_RST	I2C_MST_RST	-
05	5	LP_CONFIG	R/W		I2C_MST_CY CLE	ACCEL_CYCLE	GYRO_CYCLE			-	
06	6	PWR_MGMT_1	R/W	DEVICE_RESE T	SLEEP	LP_EN	-	TEMP_DIS		CLKSEL[2:0]	
07	7	PWR_MGMT_2	R/W		-		DISABLE_ACCEL			DISABLE_GYRO	
OF	15	INT_PIN_CFG	R/W	INT1_ACTL	INT1_OPEN	INT1_LATCH_ INT_EN	FSYNC_INT_ MODE_EN	BYPASS_EN	-		
10	16	INT_ENABLE	R/W	REG_WOF_E N	REG_WOF_E DMP_INT2_E WOM_INT_E PLL_RDY_EN N PLL_RDY_EN						I2C_MST_INT _EN
11	17	INT_ENABLE_1	R/W	INT2_ACTL	NT2_ACTL INT2_OPEN INT2_LATCH						RAW_DATA_ 0_RDY_EN
12	18	INT_ENABLE_2	R/W		-			FIF	O_OVERFLOW_EN[[4:0]	
13	19	INT_ENABLE_3	R/W		-				FIFO_WM_EN[4:0]]	
17	23	I2C_MST_STATUS	R/C	PASS_THROU GH	I2C_SLV4_DO NE	I2C_LOST_AR B	I2C_SLV4_NA CK	I2C_SLV3_NA CK	I2C_SLV2_NA CK	I2C_SLV1_NA CK	I2C_SLV0_NA CK
19	25	INT_STATUS	R/C			-		WOM_INT	PLL_RDY_INT	DMP_INT1	I2C_MST_INT
1A	26	INT_STATUS_1	R/C				-				RAW_DATA_ 0_RDY_INT
1B	27	INT_STATUS_2	R/C		-			FIFO	O_OVERFLOW_INT	[4:0]	
1C	28	INT_STATUS_3	R/C		- FIFO_WM_INT[4:0]						
28	40	DELAY_TIMEH	R				DELAY_T	MEH[7:0]			
29	41	DELAY_TIMEL	R				DELAY_T	IMEL[7:0]			
2D	45	ACCEL_XOUT_H	R				ACCEL_XC	OUT_H[7:0]			
2E	46	ACCEL_XOUT_L	R				ACCEL_XC	DUT_L[7:0]			
2F	47	ACCEL_YOUT_H	R				ACCEL_YC	UT_H[7:0]			
30	48	ACCEL_YOUT_L	R				ACCEL_YC	OUT_L[7:0]			
31	49	ACCEL_ZOUT_H	R				ACCEL_ZC	UT_H[7:0]			
32	50	ACCEL_ZOUT_L	R				ACCEL_ZC	OUT_L[7:0]			
33	51	GYRO_XOUT_H	R				GYRO_XO	UT_H[7:0]			
34	52	GYRO_XOUT_L	R				GYRO_XC	UT_L[7:0]			
35	53	GYRO_YOUT_H	R				GYRO_YO	UT_H[7:0]			
36	54	GYRO_YOUT_L	R				GYRO_YC	UT_L[7:0]			
37	55	GYRO_ZOUT_H	R				GYRO_ZO	UT_H[7:0]			
38	56	GYRO_ZOUT_L	R				GYRO_ZC	UT_L[7:0]			
39	57	TEMP_OUT_H	R				TEMP_O	JT_H[7:0]			
3A	58	TEMP_OUT_L	R				TEMP_O	UT_L[7:0]			
3B	59	EXT_SLV_SENS_DATA_00	R				EXT_SLV_SENS	_DATA_00[7:0]			
3C	60	EXT_SLV_SENS_DATA_01	R				EXT_SLV_SENS	_DATA_01[7:0]			
3D	61	EXT_SLV_SENS_DATA_02	R				EXT_SLV_SENS	_DATA_02[7:0]			
3E	62	EXT_SLV_SENS_DATA_03	R				EXT_SLV_SENS	_DATA_03[7:0]			
3F	63	EXT_SLV_SENS_DATA_04	R				EXT_SLV_SENS	_DATA_04[7:0]			
40	64	EXT_SLV_SENS_DATA_05	R		EXT_SLV_SENS_DATA_05[7:0]						
41	65	EXT_SLV_SENS_DATA_06	R				EXT_SLV_SENS	_DATA_06[7:0]			
42	66	EXT_SLV_SENS_DATA_07	R				EXT_SLV_SENS	_DATA_07[7:0]			
43	67	EXT_SLV_SENS_DATA_08	R				EXT_SLV_SENS	_DATA_08[7:0]			
44	68	EXT_SLV_SENS_DATA_09	R				EXT_SLV_SENS	_DATA_09[7:0]			
45	69	EXT_SLV_SENS_DATA_10	R				EXT_SLV_SENS	_DATA_10[7:0]			
46	70	EXT_SLV_SENS_DATA_11	R				EXT_SLV_SENS	_DATA_11[7:0]			
47	71	EXT_SLV_SENS_DATA_12	R	EXT_SLV_SENS_DATA_12[7:0]							
48	72	EXT_SLV_SENS_DATA_13	R				EXT_SLV_SENS	_DATA_13[7:0]			



Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
49	73	EXT_SLV_SENS_DATA_14	R				EXT_SLV_SENS	_DATA_14[7:0]			
4A	74	EXT_SLV_SENS_DATA_15	R	EXT_SLV_SENS_DATA_15[7:0] EXT_SLV_SENS_DATA_16[7:0]							
4B	75	EXT_SLV_SENS_DATA_16	R								
4C	76	EXT_SLV_SENS_DATA_17	R								
4D	77	EXT_SLV_SENS_DATA_18	R	EXT_SLV_SENS_DATA_18[7:0]							
4E	78	EXT_SLV_SENS_DATA_19	R	EXT_SLV_SENS_DATA_19[7:0]							
4F	79	EXT_SLV_SENS_DATA_20	R	EXT_SLV_SENS_DATA_20[7:0]							
50	80	EXT_SLV_SENS_DATA_21	R	EXT_SLV_SENS_DATA_21[7:0]							
51	81	EXT_SLV_SENS_DATA_22	R	EXT_SLV_SENS_DATA_22[7:0]							
52	82	EXT_SLV_SENS_DATA_23	R	EXT_SLV_SENS_DATA_23[7:0]							
66	102	FIFO_EN_1	R/W		-				SLV_2_FIFO_ EN	SLV_1_FIFO_ EN	SLV_0_FIFO_ EN
67	103	FIFO_EN_2	R/W		-		ACCEL_FIFO_ EN	GYRO_Z_FIF O_EN	GYRO_Y_FIF O_EN	GYRO_X_FIF O_EN	TEMP_FIFO_ EN
68	104	FIFO_RST	R/W		-				FIFO_RESET[4:0]		
69	105	FIFO_MODE	R/W		-				FIFO_MODE[4:0]		
70	112	FIFO_COUNTH	R		-				FIFO_CNT[12:8]		
71	113	FIFO_COUNTL	R				FIFO_C	NT[7:0]			
72	114	FIFO_R_W	R/W	FIFO_R_W[7:0]							
74	116	DATA_RDY_STATUS	R/C	WOF_STATU S -				RAW_DATA	A_RDY[3:0]		
76	118	FIFO_CFG	R/W				- FIFO_CFG				FIFO_CFG
7F	127	REG_BANK_SEL	R/W			USER_B	ANK[1:0]			-	

7.2 USER BANK 1 REGISTER MAP:

Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
02	2	SELF_TEST_X_GYRO	R/W	XG_ST_DATA[7:	0]						
03	3	SELF_TEST_Y_GYRO	R/W	YG_ST_DATA[7:0	0]						
04	4	SELF_TEST_Z_GYRO	R/W	ZG_ST_DATA[7:0	G_ST_DATA[7:0]						
0E	14	SELF_TEST_X_ACCEL	R/W	XA_ST_DATA[7:0)]						
0F	15	SELF_TEST_Y_ACCEL	R/W	YA_ST_DATA[7:0)]						
10	16	SELF_TEST_Z_ACCEL	R/W	ZA_ST_DATA[7:0)]						
14	20	XA_OFFS_H	R/W	XA_OFFS[14:7]	(A_OFFS[14:7]						
15	21	XA_OFFS_L	R/W	XA_OFFS[6:0]							-
17	23	YA_OFFS_H	R/W	YA_OFFS[14:7]							
18	24	YA_OFFS_L	R/W	YA_OFFS[6:0]							-
1A	26	ZA_OFFS_H	R/W	ZA_OFFS[14:7]							
1B	27	ZA_OFFS_L	R/W	ZA_OFFS[6:0]							-
28	40	TIMEBASE_CORRECTION_PL	R/W	TBC_PLL[7:0]							
7F	127	REG_BANK_SEL	R/W	-		USER_BANK[1:0]	-			

7.3 USER BANK 2 REGISTER MAP:

Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
00	0	GYRO_SMPLRT_DIV	R/W		GYRO_SMPLRT_DIV[7:0]						
01	1	GYRO_CONFIG_1	R/W		- GYRO_DLPFCFG[2:0] GYRO_FS_SEL[1:0] GYRO_ CI						
02	2	GYRO_CONFIG_2	R/W		- XGYRO_CTEN YGYRO_CTEN ZGYRO_CTEN GYRO_AVGCFG[2:)]	
03	3	XG_OFFS_USRH	R/W		X_OFFS_USER[15:8]						
04	4	XG_OFFS_USRL	R/W				X_OFFS_	USER[7:0]			
05	5	YG_OFFS_USRH	R/W				Y_OFFS_U	JSER[15:8]			
06	6	YG_OFFS_USRL	R/W		Y_OFFS_USER[7:0]						
07	7	ZG_OFFS_USRH	R/W		Z_OFFS_USER[15:8]						
08	8	ZG_OFFS_USRL	R/W				Z_OFFS_	USER[7:0]	•		



Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
09	9	ODR_ALIGN_EN	R/W				-				ODR_ALIGN_ EN
10	16	ACCEL_SMPLRT_DIV_1	R/W			-			ACCEL_SMPL	.RT_DIV[11:8]	
11	17	ACCEL_SMPLRT_DIV_2	R/W				ACCEL_SMP	LRT_DIV[7:0]			
12	18	ACCEL_INTEL_CTRL	R/W		-			ACCEL_INTEL _EN	ACCEL_INTEL _MODE_INT		
13	19	ACCEL_WOM_THR	R/W	WOM_THRESHOLD[7:0]							
14	20	ACCEL_CONFIG	R/W		-	А	CCEL_DLPFCFG[2:0	0]	ACCEL_FS	S_SEL[1:0]	ACCEL_FCHOI CE
15	21	ACCEL_CONFIG_2	R/W		-		AX_ST_EN_R EG	AY_ST_EN_R AZ_ST_EN_R DEC3_CI			CFG[1:0]
52	82	FSYNC_CONFIG	R/W	DELAY_TIME _EN	-	WOF_DEGLIT CH_EN	WOF_EDGE_I NT	EXT_SYNC_SET[3:0]			
53	83	TEMP_CONFIG	R/W			-		TEMP_DLPFCFG[2:0])]
54	84	MOD_CTRL_USR	R/W				-				REG_LP_DMP _EN
7F	127	REG_BANK_SEL	R/W			USER_B	ANK[1:0]			-	

7.4 USER BANK 3 REGISTER MAP:

Addr	Addr		Serial								
(Hex)	(Dec.)	Register Name	I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
00	0	I2C_MST_ODR_CONFIG	R/W		-				I2C_MST_ODI	R_CONFIG[3:0]	
01	1	I2C_MST_CTRL	R/W	MULT_MST_ EN		-	I2C_MST_P_ NSR		I2C_MST	_CLK[3:0]	
02	2	I2C_MST_DELAY_CTRL	R/W	DELAY_ES_S HADOW		-	I2C_SLV4_DE LAY_EN	I2C_SLV3_DE LAY_EN	I2C_SLV2_DE LAY_EN	I2C_SLV1_DE LAY_EN	I2C_SLV0_DE LAY_EN
03	3	I2C_SLV0_ADDR	R/W	I2C_SLVO_RN W				I2C_ID_0[6:0]			
04	4	I2C_SLVO_REG	R/W				I2C_SLV0	_REG[7:0]			
05	5	I2C_SLV0_CTRL	R/W	I2C_SLVO_EN	I2C_SLVO_BY TE_SW	I2C_SLVO_RE G_DIS	I2C_SLVO_GR P		I2C_SLVO_	_LENG[3:0]	
06	6	I2C_SLV0_DO	R/W				I2C_SLV0	_DO[7:0]			
07	7	I2C_SLV1_ADDR	R/W	I2C_SLV1_RN W				I2C_ID_1[6:0]			
08	8	I2C_SLV1_REG	R/W				I2C_SLV1	L_REG[7:0]			
09	9	I2C_SLV1_CTRL	R/W	I2C_SLV1_EN	I2C_SLV1_BY TE_SW	I2C_SLV1_RE G_DIS	I2C_SLV1_GR P	I2C_SLV1_LENG[3:0]			
0A	10	I2C_SLV1_DO	R/W		I2C_SLV1_D0[7:0]						
OB	11	I2C_SLV2_ADDR	R/W	I2C_SLV2_RN W		12C_ID_2[6:0]					
0C	12	I2C_SLV2_REG	R/W				I2C_SLV2	_REG[7:0]			
0D	13	I2C_SLV2_CTRL	R/W	I2C_SLV2_EN	I2C_SLV2_BY TE_SW	I2C_SLV2_RE G_DIS	I2C_SLV2_GR P		I2C_SLV2_	_LENG[3:0]	
0E	14	I2C_SLV2_DO	R/W				I2C_SLV2	DO[7:0]			
0F	15	I2C_SLV3_ADDR	R/W	I2C_SLV3_RN W				I2C_ID_3[6:0]			
10	16	I2C_SLV3_REG	R/W				I2C_SLV3	_REG[7:0]			
11	17	I2C_SLV3_CTRL	R/W	I2C_SLV3_EN	I2C_SLV3_BY TE_SW	I2C_SLV3_RE G_DIS	I2C_SLV3_GR P		I2C_SLV3_	_LENG[3:0]	
12	18	I2C_SLV3_DO	R/W				I2C_SLV3	3_DO[7:0]			
13	19	I2C_SLV4_ADDR	R/W	I2C_SLV4_RN W				I2C_ID_4[6:0]			
14	20	I2C_SLV4_REG	R/W				I2C_SLV4	REG[7:0]			
15	21	I2C_SLV4_CTRL	R/W	I2C_SLV4_EN	I2C_SLV4_BY TE_SW	I2C_SLV4_RE G_DIS					
16	22	I2C_SLV4_DO	R/W				I2C_SLV4	_DO[7:0]			
17	23	I2C_SLV4_DI	R		12C_SLV4_D1[7:0]						
7F	127	REG_BANK_SEL	R/W		- USER_BANK[1:0] -						



8 REGISTER DESCRIPTIONS

This section describes the function and contents of each register within the ICM-20649.

Note: The device will come up in sleep mode upon power-up.

8.1 USR BANK 0 REGISTER MAP

8.1.1 WHO_AM_I

Name: WHO_AM_I Address: 0 (00h) Type: USR0 Bank: 0 Serial IF: R

Reset Value: 0xE1

BIT	NAME	FUNCTION
7:0	WHO_AM_I[7:0]	Register to indicate to user which device is being accessed.
		The value for ICM-20649 is 0xE1

8.1.2 USER_CTRL

Name: USER_CTRL Address: 3 (03h) Type: USR0 Bank: 0 Serial IF: R/W

Reset Value: 0x00

BIT	NAME	FUNCTION
	1	
7	DMP_EN	1 – Enables DMP features.
		0 – DMP features are disabled after the current processing round has completed.
6	FIFO_EN	1 – Enable FIFO operation mode.
		0 – Disable FIFO access from serial interface.
		To disable FIFO writes by DMA, use FIFO_EN register.
		To disable possible FIFO writes from DMP, disable the DMP.
5	I2C_MST_EN	1 – Enable the I ² C Master I/F module; pins ES_DA and ES_SCL are isolated from pins
		SDA/SDI and SCL/ SCLK.
		0 – Disable I ² C Master I/F module; pins ES_DA and ES_SCL are logically driven by pins
		SDA/SDI and SCL/ SCLK.
4	I2C_IF_DIS	1 – Reset I ² C Slave module and put the serial interface in SPI mode only.
3	DMP_RST	1 – Reset DMP module. Reset is asynchronous. This bit auto clears after one clock cycle of
		the internal 20 MHz clock.
2	SRAM_RST	1 – Reset SRAM module. Reset is asynchronous. This bit auto clears after one clock cycle of
		the internal 20 MHz clock.
1	I2C_MST_RST	1 – Reset I ² C Master module. Reset is asynchronous. This bit auto clears after one clock
		cycle of the internal 20 MHz clock.
		Note : This bit should only be set when the I ² C master has hung. If this bit is set during an active I ² C
		master transaction, the I ² C slave will hang, which will require the host to reset the slave.
0	-	Reserved.



8.1.3 LP_CONFIG

Name: LP_CONFIG Address: 5 (05h) Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x40

BIT	NAME	FUNCTION
7	-	Reserved.
6	I2C_MST_CYCLE	1 - Operate I ² C master in duty cycled mode. ODR is determined by
		I2C_MST_ODR_CONFIG register.
		0 – Disable I ² C master duty cycled mode.
5	ACCEL_CYCLE	1 – Operate ACCEL in duty cycled mode. ODR is determined by ACCEL_SMPLRT_DIV
		register.
		0 – Disable ACCEL duty cycled mode.
4	GYRO_CYCLE	1 – Operate GYRO in duty cycled mode. ODR is determined by GYRO_SMPLRT_DIV
		register.
		0 – Disable GYRO duty cycled mode.
3:0	-	Reserved.

8.1.4 PWR_MGMT_1

Name: PWR_MGMT_1 Address: 6 (06h) Type: USR0 Bank: 0 Serial IF: R/W

Reset Value: 0x41

BIT	NAME	FUNCTION
7	DEVICE_RESET	1 – Reset the internal registers and restores the default settings. Write a 1 to set the reset; the bit will auto clear.
6	SLEEP	When set, the chip is set to sleep mode (in sleep mode all analog is powered off). Clearing the bit wakes the chip from sleep mode.
5	LP_EN	The LP_EN only affects the digital circuitry, it helps to reduce the digital current when sensors are in LP mode. Please note that the sensors themselves are set in LP mode by the LP_CONFIG register settings. Sensors in LP mode, and use of LP_EN bit together help to reduce overall current. The bit settings are: 1: Turn on low power feature. 0: Turn off low power feature. LP_EN has no effect when the sensors are in low-noise mode.
4	-	Reserved.
3	TEMP_DIS	When set to 1, this bit disables the temperature sensor.
2:0	CLKSEL[2:0]	Code Clock Source 0 Internal 20 MHz oscillator 1-5 Auto selects the best available clock source – PLL if ready, else use the Internal oscillator 6 Internal 20 MHz oscillator 7 Stops the clock and keeps timing generator in reset Note: CLKSEL[2:0] should be set to 1~5 to achieve full gyroscope performance.



8.1.5 PWR_MGMT_2

Name: PWR_MGMT_2 Address: 7 (07h) Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:6	-	Reserved.
5:3	DISABLE_ACCEL	Only the following values are applicable:
		111 – Accelerometer (all axes) disabled.
		000 – Accelerometer (all axes) on.
2:0	DISABLE_GYRO	Only the following values are applicable:
		111 – Gyroscope (all axes) disabled.
		000 – Gyroscope (all axes) on.

8.1.6 INT_PIN_CFG

Name: INT_PIN_CFG Address: 15 (0Fh) Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	INT1_ACTL	1 – The logic level for INT1 pin is active low.
		0 – The logic level for INT1 pin is active high.
6	INT1_OPEN	1 – INT1 pin is configured as open drain.
		0 – INT1 pin is configured as push-pull.
5	INT1_LATCHEN	1 – INT1 pin level held until interrupt status is cleared.
		0 – INT1 pin indicates interrupt pulse is width 50 μs.
4	INT_ANYRD_2CLEAR	1 – Interrupt status in INT_STATUS is cleared (set to 0) if any read operation is performed.
		0 – Interrupt status in INT_STATUS is cleared (set to 0) only by reading INT_STATUS register.
		This bit only affects the interrupt status bits that are contained in the register
		INT_STATUS, and the corresponding hardware interrupt.
		This bit does not affect the interrupt status bits that are contained in registers
		INT_STATUS_1, INT_STATUS_2, INT_STATUS_3, and the corresponding hardware interrupt.
3	ACTL FSYNC	1 – The logic level for the FSYNC pin as an interrupt to the ICM-20649 is active low.
		0 – The logic level for the FSYNC pin as an interrupt to the ICM-20649 is active high.
2	FSYNC_INT_MODE_EN	1 – This enables the FSYNC pin to be used as an interrupt. A transition to the active
		level described by the ACTL_FSYNC bit will cause an interrupt. The status of the
		interrupt is read in the I ² C Master Status register PASS_THROUGH bit.
		0 – This disables the FSYNC pin from causing an interrupt.
1	BYPASS_EN	When asserted, the I2C_MASTER interface pins (ES_CL and ES_DA) will go into
		'bypass mode' when the I ² C master interface is disabled.
0	-	Reserved.



8.1.7 INT_ENABLE

Name: INT_ENABLE Address: 16 (10h) Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	REG_WOF_EN	1 – Enable wake on FSYNC interrupt
		0 – Function is disabled.
6:5	-	Reserved
4	DMP_INT2_EN	1 – Enable DMP interrupt to propagate to interrupt pin 2.
		0 – Function is disabled.
3	WOM_INT_EN	1 – Enable interrupt for wake on motion to propagate to interrupt pin 1.
		0 – Function is disabled.
2	PLL_RDY_EN	1 – Enable PLL RDY interrupt (PLL RDY means PLL is running and in use as the
		clock source for the system) to propagate to interrupt pin 1.
		0 – Function is disabled.
1	DMP_INT1_EN	1 – Enable DMP interrupt to propagate to interrupt pin 1.
		0 – Function is disabled.
0	I2C_MST_INT_EN	1 – Enable I ² C master interrupt to propagate to interrupt pin 1.
		0 – Function is disabled.

8.1.8 INT_ENABLE_1

Name: INT_ENABLE_1 Address: 17 (11h) Type: USR0 Bank: 0

Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	INT2_ACTL	1 – The logic level for INT2 pin is active low.
		0 – The logic level for INT2 pin is active high.
6	INT2_OPEN	1 – INT2 pin is configured as open drain.
		0 – INT2 pin is configured as push-pull.
5	INT2_LATCH_EN	1 – INT2 pin level held until interrupt status is cleared.
		0 – INT2 pin indicates interrupt pulse is width 50 μs.
4:1	-	Reserved.
0	RAW_DATA_0_RDY_EN	1 – Enable raw data ready interrupt from any sensor to propagate to interrupt pin 1.
		0 – Function is disabled.

8.1.9 INT_ENABLE_2

Name: INT_ENABLE_2 Address: 18 (12h) Type: USR0

Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:5	-	Reserved.
4:0	FIFO_OVERFLOW_EN[4:0]	1 – Enable interrupt for FIFO overflow to propagate to interrupt pin 1.0 – Function is disabled.



8.1.10 INT_ENABLE_3

Name: INT_ENABLE_3 Address: 19 (13h) Type: USR0 Bank: 0 Serial IF: R/W

Reset Value: 0x00

BIT	NAME	FUNCTION
7:5	-	Reserved.
4:0	FIFO_WM_EN[4:0]	1 – Enable interrupt for FIFO watermark to propagate to interrupt pin 1.
		0 – Function is disabled.

8.1.11 I2C_MST_STATUS

Name: I2C_MST_STATUS

Address: 23 (17h) Type: USR0 Bank: 0 Serial IF: R/C Reset Value: 0x00

BIT	NAME	FUNCTION
7	PASS_THROUGH	Status of FSYNC interrupt – used as a way to pass an external interrupt through this chip to the host. If enabled in the INT_PIN_CFG register by asserting bit FSYNC_INT_MODE_EN, this will cause an interrupt. A read of this register clears all status bits in this register.
6	I2C_SLV4_DONE	Asserted when I ² C slave 4's transfer is complete, will cause an interrupt if bit I2C_MST_INT_EN in the INT_ENABLE register is asserted, and if the SLV4_DONE_INT_EN bit is asserted in the I2C_SLV4_CTRL register.
5	I2C_LOST_ARB	Asserted when I ² C slave loses arbitration of the I ² C bus, will cause an interrupt if bit I2C_MST_INT_EN in the INT_ENABLE register is asserted.
4	I2C_SLV4_NACK	Asserted when slave 4 receives a NACK, will cause an interrupt if bit I2C_MST_INT_EN in the INT_ENABLE register is asserted.
3	I2C_SLV3_NACK	Asserted when slave 3 receives a NACK, will cause an interrupt if bit I2C_MST_INT_EN in the INT_ENABLE register is asserted.
2	I2C_SLV2_NACK	Asserted when slave 2 receives a NACK, will cause an interrupt if bit I2C_MST_INT_EN in the INT_ENABLE register is asserted.
1	I2C_SLV1_NACK	Asserted when slave 1 receives a NACK, will cause an interrupt if bit I2C_MST_INT_EN in the INT_ENABLE register is asserted.
0	I2C_SLV0_NACK	Asserted when slave 0 receives a NACK, will cause an interrupt if bit I2C_MST_INT_EN in the INT_ENABLE register is asserted.

8.1.12 INT_STATUS

Name: INT_STATUS Address: 25 (19h) Type: USR0 Bank: 0

Serial IF: R/C Reset Value: 0x00

BIT	NAME	FUNCTION
7:4	-	Reserved.
3	WOM_INT	1 – Wake on motion interrupt occurred.
2	PLL_RDY_INT	1 – Indicates that the PLL has been enabled and is ready (delay of 4 ms ensures lock).
1	DMP_INT1	1 – Indicates the DMP has generated INT1 interrupt.
0	I2C_MST_INT	1 - Indicates I ² C master has generated an interrupt.



8.1.13 12.1.13 INT_STATUS_1

Name: INT_STATUS_1 Address: 26 (1Ah) Type: USR0 Bank: 0 Serial IF: R/C

Reset	Reset Value: 0x00	
BIT	NAME	FUNCTION
7:1	-	Reserved.
0	RAW_DATA_0_RDY_INT	1 – Sensor Register Raw Data, from all sensors, is updated and ready to be read.

8.1.14 INT_STATUS_2

Name: INT_STATUS_2 Address: 27 (1Bh) Type: USR0 Bank: 0 Serial IF: R/C Reset Value: 0x00

BIT	NAME	FUNCTION
7:5	-	Reserved.
4:0	FIFO_OVERFLOW_INT[4:0]	1 – FIFO Overflow interrupt occurred.

8.1.15 INT_STATUS_3

Name: INT_STATUS_3 Address: 28 (1Ch) Type: USR0 Bank: 0

Serial IF: R/C Reset Value: 0x00

BIT	NAME	FUNCTION
7:5	-	Reserved.
4:0	FIFO WM INT[4:0]	1 – Watermark interrupt for FIFO occurred.

8.1.16 DELAY_TIMEH

Name: DELAY_TIMEH Address: 40 (28h) Type: USR0 Bank: 0 Serial IF: R

Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	DELAY_TIMEH[7:0]	High-byte of delay time between FSYNC event and the 1st gyro ODR event (after the FSYNC event).
		Reading DELAY_TIMEH will lock DELAY_TIMEH and DELAY_TIMEL from the next update. Reading DELAY_TIMEL will unlock DELAY_TIMEH and DELAY_TIMEL to take the next update due to an FSYNC event.

Document Number: DS-000192

Page 43 of 89



8.1.17 DELAY_TIMEL

Name: DELAY_TIMEL Address: 41 (29h) Type: USR0 Bank: 0 Serial IF: R

Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	DELAY_TIMEL[7:0]	Low-byte of delay time between FSYNC event and the 1st gyro ODR event (after the FSYNC event).
		Reading DELAY_TIMEH will lock DELAY_TIMEH and DELAY_TIMEL from the next update. Reading DELAY_TIMEL will unlock DELAY_TIMEH and DELAY_TIMEL to take the next update due to an FSYNC event.
		Delay time in μs = (DELAY_TIMEH * 256 + DELAY_TIMEL) * 0.9645

8.1.18 ACCEL_XOUT_H

Name: ACCEL_XOUT_H Address: 45 (2Dh) Type: USR0 Bank: 0

Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	ACCEL_XOUT_H[7:0]	High Byte of Accelerometer X-axis data.

8.1.19 ACCEL_XOUT_L

Name: ACCEL_XOUT_L Address: 46 (2Eh) Type: USR0 Bank: 0

Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	ACCEL_XOUT_L[7:0]	Low Byte of Accelerometer X-axis data.
		To convert the output of the accelerometer to acceleration measurement use the formula below:
		X_acceleration = ACCEL_XOUT/Accel_Sensitivity

8.1.20 ACCEL_YOUT_H

Name: ACCEL_YOUT_H Address: 47 (2Fh) Type: USR0 Bank: 0

Serial IF: R Reset Value: 0x00

	BIT	NAME	FUNCTION
ſ	7:0	ACCEL_YOUT_H[7:0]	High Byte of Accelerometer Y-axis data.



8.1.21 ACCEL_YOUT_L

Name: ACCEL_YOUT_L Address: 48 (30h) Type: USR0 Bank: 0 Serial IF: R

Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	ACCEL_YOUT_L[7:0]	Low Byte of Accelerometer Y-axis data
		To convert the output of the accelerometer to acceleration measurement use the formula below:
		Y_acceleration = ACCEL_YOUT/Accel_Sensitivity

8.1.22 ACCEL_ZOUT_H

Name: ACCEL_ZOUT_H Address: 49 (31h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	ACCEL ZOUT H[7:0]	High Byte of Accelerometer Z-axis data.

8.1.23 ACCEL_ZOUT_L

Name: ACCEL_ZOUT_L Address: 50 (32h) Type: USR0 Bank: 0 Serial IF: R

Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	ACCEL_ZOUT_L[7:0]	Low Byte of Accelerometer Z-axis data.
		To convert the output of the accelerometer to acceleration measurement use the formula below:
		<pre>Z_acceleration = ACCEL_ZOUT/Accel_Sensitivity</pre>

8.1.24 GYRO_XOUT_H

Name: GYRO_XOUT_H Address: 51 (33h) Type: USR0 Bank: 0

Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	GYRO_XOUT_H[7:0]	High Byte of Gyroscope X-axis data.



8.1.25 GYRO_XOUT_L

Name: GYRO_XOUT_L Address: 52 (34h) Type: USR0 Bank: 0 Serial IF: R

Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	GYRO_XOUT_L[7:0]	Low Byte of Gyroscope X-axis data.
		To convert the output of the gyroscope to angular rate measurement use the formula below:
		X_angular_rate = GYRO_XOUT/Gyro_Sensitivity

8.1.26 GYRO_YOUT_H

Name: GYRO_YOUT_H Address: 53 (35h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	GYRO YOUT H[7:0]	High Byte of Gyroscope Y-axis data.

8.1.27 GYRO_YOUT_L

Name: GYRO_YOUT_L Address: 54 (36h) Type: USR0 Bank: 0

Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	GYRO_YOUT_L[7:0]	Low Byte of Gyroscope Y-axis data.
		To convert the output of the gyroscope to angular rate measurement use the formula below: Y angular rate = GYRO YOUT/Gyro Sensitivity

8.1.28 GYRO_ZOUT_H

Name: GYRO_ZOUT_H Address: 55 (37h) Type: USR0 Bank: 0 Serial IF: R

Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	GYRO_ZOUT_H[7:0]	High Byte of Gyroscope Z-axis data.



8.1.29 GYRO_ZOUT_L

Name: GYRO_ZOUT_L Address: 56 (38h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	GYRO_ZOUT_L[7:0]	Low Byte of Gyroscope Z-axis data.
		To convert the output of the gyroscope to angular rate measurement use the formula below:
		<pre>Z_angular_rate = GYRO_ZOUT/Gyro_Sensitivity</pre>

8.1.30 TEMP_OUT_H

Name: TEMP_OUT_H Address: 57 (39h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	TEMP_OUT_H[7:0]	High Byte of Temp sensor data.

8.1.31 TEMP_OUT_L

Name: TEMP_OUT_L Address: 58 (3Ah) Type: USR0 Bank: 0 Serial IF: R

Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	TEMP_OUT_L[7:0]	Low Byte of Temp sensor data.
		To convert the output of the temperature sensor to degrees C use the following formula: TEMP_degC = ((TEMP_OUT – RoomTemp_Offset)/Temp_Sensitivity) + 21degC

8.1.32 EXT_SLV_SENS_DATA_00

Name: EXT_SLV_SENS_DATA_00

Address: 59 (3Bh) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_00[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4)_CTRL registers.



8.1.33 EXT_SLV_SENS_DATA_01

Name: EXT_SLV_SENS_DATA_01

Address: 60 (3Ch) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_01[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and
		4)_CTRL registers.

8.1.34 EXT_SLV_SENS_DATA_02

Name: EXT_SLV_SENS_DATA_02

Address: 61 (3Dh) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_02[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4)_CTRL registers.

8.1.35 EXT_SLV_SENS_DATA_03

Name: EXT_SLV_SENS_DATA_03

Address: 62 (3Eh) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_03[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4)_CTRL registers.

8.1.36 EXT_SLV_SENS_DATA_04

Name: EXT_SLV_SENS_DATA_04

Address: 63 (3Fh) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_04[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4)_CTRL registers.



8.1.37 EXT_SLV_SENS_DATA_05

Name: EXT_SLV_SENS_DATA_05

Address: 64 (40h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_05[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_S
		4)_CTRL registers.

8.1.38 EXT_SLV_SENS_DATA_06

Name: EXT_SLV_SENS_DATA_06

Address: 65 (41h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_06[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_S
		4)_CTRL registers.

8.1.39 EXT_SLV_SENS_DATA_07

Name: EXT_SLV_SENS_DATA_07

Address: 66 (42h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_07[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4) CTRL registers.

8.1.40 EXT_SLV_SENS_DATA_08

Name: EXT_SLV_SENS_DATA_08

Address: 67 (43h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_08[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4)_CTRL registers.



8.1.41 EXT_SLV_SENS_DATA_09

Name: EXT_SLV_SENS_DATA_09

Address: 68 (44h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_09[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and
		4)_CTRL registers.

8.1.42 EXT_SLV_SENS_DATA_10

Name: EXT_SLV_SENS_DATA_10

Address: 69 (45h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_10[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4)_CTRL registers.

8.1.43 EXT_SLV_SENS_DATA_11

Name: EXT_SLV_SENS_DATA_11

Address: 70 (46h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_11[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-4)_CTRL registers.

8.1.44 EXT_SLV_SENS_DATA_12

Name: EXT_SLV_SENS_DATA_12

Address: 71 (47h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT NAME **FUNCTION** 7:0 EXT_SLV_SENS_DATA_12[7:0] Sensor data read from external I²C devices via the I²C master interface. The data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-4)_CTRL registers.

Document Number: DS-000192

Page 50 of 89



8.1.45 EXT_SLV_SENS_DATA_13

Name: EXT_SLV_SENS_DATA_13

Address: 72 (48h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_13[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4)_CTRL registers.

8.1.46 EXT_SLV_SENS_DATA_14

Name: EXT_SLV_SENS_DATA_14

Address: 73 (49h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_14[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The
		data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG,
		and I2C_SLV(0-4)_CTRL registers.

8.1.47 EXT_SLV_SENS_DATA_15

Name: EXT_SLV_SENS_DATA_15

Address: 74 (4Ah) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_15[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The
		data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and
		I2C_SLV(0-4)_CTRL registers.

8.1.48 EXT_SLV_SENS_DATA_16

Name: EXT_SLV_SENS_DATA_16

Address: 75 (4Bh) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_16[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-4)_CTRL registers.

Document Number: DS-000192



8.1.49 EXT_SLV_SENS_DATA_17

Name: EXT_SLV_SENS_DATA_17

Address: 76 (4Ch) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_17[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The
		data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG,
		and I2C_SLV(0-4)_CTRL registers.

8.1.50 EXT_SLV_SENS_DATA_18

Name: EXT_SLV_SENS_DATA_18

Address: 77 (4Dh) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_18[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The
		data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG,
		and I2C_SLV(0-4)_CTRL registers.

8.1.51 EXT_SLV_SENS_DATA_19

Name: EXT_SLV_SENS_DATA_19

Address: 78 (4Eh) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_19[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The
		data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG,
		and I2C_SLV(0-4)_CTRL registers.

8.1.52 EXT_SLV_SENS_DATA_20

Name: EXT_SLV_SENS_DATA_20

Address: 79 (4Fh) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_20[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The
		data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG,
		and I2C_SLV(0-4)_CTRL registers.

Document Number: DS-000192

Page 52 of 89



8.1.53 EXT_SLV_SENS_DATA_21

Name: EXT_SLV_SENS_DATA_21

Address: 80 (50h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_21[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The
		data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG,
		and I2C_SLV(0-4)_CTRL registers.

8.1.54 EXT_SLV_SENS_DATA_22

Name: EXT_SLV_SENS_DATA_22

Address: 81 (51h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_22[7:0]	Sensor data read from external I ² C devices via the I ² C master interface.
		The data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-
		4)_REG, and I2C_SLV(0-4)_CTRL registers.

8.1.55 EXT_SLV_SENS_DATA_23

Name: EXT_SLV_SENS_DATA_23

Address: 82 (52h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_23[7:0]	Sensor data read from external I ² C devices via the I ² C master interface. The
		data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG,
		and I2C_SLV(0-4)_CTRL registers.



8.1.56 FIFO_EN_1

Name: FIFO_EN_1 Address: 102 (66h)

Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:4	-	Reserved.
3	SLV_3_FIFO_EN	1 – Write EXT_SENS_DATA registers associated to SLV_3 (as determined by I2C_SLV2_CTRL, I2C_SLV1_CTRL, and I2C_SL20_CTRL) to the FIFO at the sample rate. 0 – Function is disabled.
2	SLV_2_FIFO_EN	1 – Write EXT_SENS_DATA registers associated to SLV_2 (as determined by I2C_SLV0_CTRL, I2C_SLV1_CTRL, and I2C_SL20_CTRL) to the FIFO at the sample rate. 0 – Function is disabled.
1	SLV_1_FIFO_EN	1 – Write EXT_SENS_DATA registers associated to SLV_1 (as determined by I2C_SLV0_CTRL and I2C_SLV1_CTRL) to the FIFO at the sample rate. 0 – Function is disabled.
0	SLV_0_FIFO_EN	1 – Write EXT_SENS_DATA registers associated to SLV_0 (as determined by I2C_SLV0_CTRL) to the FIFO at the sample rate. 0 – Function is disabled.

8.1.57 FIFO_EN_2

Name: FIFO_EN_2 Address: 103 (67h)

Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:5	-	Reserved.
4	ACCEL_FIFO_EN	1 – Write ACCEL_XOUT_H, ACCEL_XOUT_L, ACCEL_YOUT_H, ACCEL_YOUT_L,
		ACCEL_ZOUT_H, and ACCEL_ZOUT_L to the FIFO at the sample rate.
		0 – Function is disabled.
3	GYRO_Z_FIFO_EN	1 – Write GYRO_ZOUT_H and GYRO_ZOUT_L to the FIFO at the sample rate.
		0 – Function is disabled.
2	GYRO_Y_FIFO_EN	1 – Write GYRO_YOUT_H and GYRO_YOUT_L to the FIFO at the sample rate.
		0 – Function is disabled.
1	GYRO_X_FIFO_EN	1 – Write GYRO_XOUT_H and GYRO_XOUT_L to the FIFO at the sample rate.
		0 – Function is disabled.
0	TEMP_FIFO_EN	1 – Write TEMP_OUT_H and TEMP_OUT_L to the FIFO at the sample rate.
		0– Function is disabled.



8.1.58 FIFO_RST

Name: FIFO_RST Address: 104 (68h)

Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:5	-	Reserved.
4:0	FIFO_RESET[4:0]	S/W FIFO reset. Assert and hold to set FIFO size to 0. Assert and de-assert to reset FIFO.

8.1.59 FIFO_MODE

Name: FIFO_MODE Address: 105 (69h)

Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:5	-	Reserved.
4:0	FIFO_MODE[4:0]	0 - Stream
		1 - Snapshot
		When set to '1', when the FIFO is full, additional writes will not be written to FIFO.
		When set to '0', when the FIFO is full, additional writes will be written to the FIFO,
		replacing the oldest data.

8.1.60 FIFO_COUNTH

Name: FIFO_COUNTH Address: 112 (70h)

Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:5	-	Reserved.
4:0	FIFO_CNT[12:8]	High Bits, count indicates the number of written bytes in the FIFO.
		Reading this byte latches the data for both FIFO_COUNTH, and FIFO_COUNTL.

8.1.61 FIFO_COUNTL

Name: FIFO_COUNTL Address: 113 (71h)

Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	FIFO_CNT[7:0]	Low bits, count indicates the number of written bytes in the FIFO.



8.1.62 FIFO_R_W

Name: FIFO_R_W Address: 114 (72h)

Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	FIFO_R_W[7:0]	Reading from or writing to this register actually reads/writes the FIFO. For example, to write a byte to the FIFO, write the desired byte value to FIFO_R_W[7:0]. To read a byte from the FIFO, perform a register read operation and access the result in FIFO_R_W[7:0].

8.1.63 DATA_RDY_STATUS

Name: DATA_RDY_STATUS

Address: 116 (74h)

Type: USR0 Bank: 0 Serial IF: R/C Reset Value: 0x00

BIT	NAME	FUNCTION
7	WOF_STATUS	Wake on FSYNC interrupt status. Cleared on read.
6:4	-	Reserved.
3:0	RAW_DATA_RDY[3:0]	Data from sensors is copied to FIFO or SRAM.
		Set when sequence controller kicks off on a sensor data load. Only bit 0 is relevant in
		a single FIFO configuration. Cleared on read.

8.1.64 FIFO_CFG

Name: FIFO_CFG Address: 118 (76h)

Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:1	-	Reserved.
0	FIFO_CFG	This bit should be set to 1 if interrupt status for each sensor is required.

8.1.65 REG_BANK_SEL

Name: REG_BANK_SEL Address: 127 (7Fh)

Type: ALL Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:6	-	Reserved.
5:4	USER_BANK[1:0]	Use the following values in this bit-field to select a USER BANK.
		0: Select USER BANK 0
		1: Select USER BANK 1
		2: Select USER BANK 2
		3: Select USER BANK 3
3:0	-	Reserved.



8.2 USR BANK 1 REGISTER MAP

8.2.1 SELF_TEST_X_GYRO

Name: SELF_TEST_X_GYRO

Address: 2 (02h)
Type: USR1
Bank: 1
Serial IF: R/W
Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	XG_ST_DATA[7:0]	The value in this register indicates the self-test output generated during
		manufacturing tests. This value is to be used to check against subsequent self-test
		outputs performed by the end user.

8.2.2 SELF_TEST_Y_GYRO

Name: SELF_TEST_Y_GYRO

Address: 3 (03h) Type: USR1 Bank: 1 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	YG_ST_DATA[7:0]	The value in this register indicates the self-test output generated during
		manufacturing tests. This value is to be used to check against subsequent self-test
		outputs performed by the end user.

8.2.3 SELF_TEST_Z_GYRO

Name: SELF_TEST_Z_GYRO

Address: 4 (04h) Type: USR1 Bank: 1 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	ZG_ST_DATA[7:0]	The value in this register indicates the self-test output generated during
		manufacturing tests. This value is to be used to check against subsequent self-test
		outputs performed by the end user.

8.2.4 SELF_TEST_X_ACCEL

Name: SELF_TEST_X_ACCEL

Address: 14 (0Eh) Type: USR1 Bank: 1 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	XA_ST_DATA[7:0]	Contains self-test data for the X Accelerometer.



8.2.5 SELF_TEST_Y_ACCEL

Name: SELF_TEST_Y_ACCEL

Address: 15 (0Fh)
Type: USR1
Bank: 1
Serial IF: R/W
Reset Value: 0x00

BI	T NAME	FUNCTION
7:0	YA_ST_DATA[7:0]	Contains self-test data for the Y Accelerometer.

8.2.6 SELF_TEST_Z_ACCEL

Name: SELF_TEST_Z_ACCEL

Address: 16 (10h) Type: USR1 Bank: 1 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	ZA_ST_DATA[7:0]	Contains self-test data for the Z Accelerometer.

8.2.7 XA_OFFS_H

Name: XA_OFFS_H Address: 20 (14h) Type: USR1 Bank: 1

Serial IF: R/W

Reset Value: Trimmed on a per-part basis for optimal performance

BIT	NAME	FUNCTION
7:0	XA_OFFS[14:7]	Upper bits of the X accelerometer offset cancellation.

8.2.8 XA_OFFS_L

Name: XA_OFFS_L Address: 21 (15h) Type: USR1 Bank: 1 Serial IF: R/W

Reset Value: Trimmed on a per-part basis for optimal performance

BIT	NAME	FUNCTION	
7:1	XA_OFFS[6:0]	Lower bits of the X accelerometer offset cancellation.	
0	-	Reserved.	

8.2.9 YA_OFFS_H

Name: YA_OFFS_H Address: 23 (17h) Type: USR1 Bank: 1 Serial IF: R/W

Reset Value: Trimmed on a per-part basis for optimal performance

BIT	NAME	FUNCTION
7:0	YA_OFFS[14:7]	Upper bits of the Y accelerometer offset cancellation.



8.2.10 YA_OFFS_L

Name: YA_OFFS_L Address: 24 (18h) Type: USR1 Bank: 1 Serial IF: R/W

Reset Value: Trimmed on a per-part basis for optimal performance

BIT	NAME	FUNCTION	
7:1	YA_OFFS[6:0]	Lower bits of the Y accelerometer offset cancellation.	
0	-	Reserved.	

8.2.11 ZA_OFFS_H

Name: ZA_OFFS_H Address: 26 (1Ah) Type: USR1 Bank: 1

Reset Value: Trimmed on a per-part basis for optimal performance

BIT	NAME	FUNCTION
7:0	ZA_OFFS[14:7]	Upper bits of the Z accelerometer offset cancellation.

8.2.12 ZA_OFFS_L

Serial IF: R/W

Name: ZA_OFFS_L Address: 27 (1Bh) Type: USR1 Bank: 1 Serial IF: R/W

Reset Value: Trimmed on a per-part basis for optimal performance

BIT	BIT NAME FUNCTION	
7:1	ZA_OFFS[6:0]	Lower bits of the Z accelerometer offset cancellation.
0	-	Reserved.

8.2.13 TIMEBASE_CORRECTION_PLL

Name: TIMEBASE_CORRECTION_PLL

Address: 40 (28h) Type: USR1 Bank: 1 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	TBC PLL[7:0]	System PLL clock period error (signed, [-10%, +10%]).



8.2.14 REG_BANK_SEL

Name: REG_BANK_SEL Address: 127 (7Fh)

Type: Bank: 1 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION	
7:6	-	Reserved.	
5:4	USER_BANK[1:0]	Use the following values in this bit-field to select a USER BANK	
		0: Select USER BANK 0	
		1: Select USER BANK 1	
		2: Select USER BANK 2	
		3: Select USER BANK 3	
3:0	-	Reserved.	



8.3 USR BANK 2 REGISTER MAP

8.3.1 GYRO_SMPLRT_DIV

Name: GYRO_SMPLRT_DIV

Address: 0 (00h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	GYRO_SMPLRT_DIV[7:0]	Gyro sample rate divider. Divides the internal sample rate to generate the sample rate that controls sensor data output rate, FIFO sample rate, and DMP sequence rate. Note: This register is only effective when FCHOICE = 1'b1 (FCHOICE_B register bit is 1'b0), and (0 < DLPF_CFG < 7). ODR is computed as follows: 1.1 kHz/(1+GYRO SMPLRT DIV[7:0])

8.3.2 GYRO_CONFIG_1

Name: GYRO_CONFIG_1

Address: 1 (01h)
Type: USR2
Bank: 2
Serial IF: R/W
Reset Value: 0x01

	neset value: oxor			
BIT	NAME	FUNCTION		
7:6	-	Reserved.		
5:3	GYRO_DLPFCFG[2:0]	Gyro low pass filter configuration as shown in Table 15.		
2:1	GYRO_FS_SEL[1:0]	Gyro Full Scale Select:		
		$00 = \pm 500 \text{ dps}$		
		01= ±1000 dps		
		10 = ±2000 dps		
		11 = ±4000 dps		
0	GYRO_FCHOICE	0 – Bypass gyro DLPF.		
		1 – Enable gyro DLPF.		



The gyroscope DLPF is configured by GYRO_DLPFCFG, when GYRO_FCHOICE = 1. The gyroscope data is filtered according to the value of GYRO_DLPFCFG and GYRO_FCHOICE as shown in Table 15.

	GYRO_DLPFCFG	Output		
GYRO_FCHOICE		3dB BW [Hz]	NBW [Hz]	Rate [Hz]
0	х	12106	12316	9000
1	0	196.6	229.8	1125/(1+GYRO_SMPLRT_DIV)Hz where GYRO_SMPLRT_DIV is 0, 1, 2,255
1	1	151.8	187.6	1125/(1+GYRO_SMPLRT_DIV)Hz where GYRO_SMPLRT_DIV is 0, 1, 2,255
1	2	119.5	154.3	1125/(1+GYRO_SMPLRT_DIV)Hz where GYRO_SMPLRT_DIV is 0, 1, 2,255
1	3	51.2	73.3	1125/(1+GYRO_SMPLRT_DIV)Hz where GYRO_SMPLRT_DIV is 0, 1, 2,255
1	4	23.9	35.9	1125/(1+GYRO_SMPLRT_DIV)Hz where GYRO_SMPLRT_DIV is 0, 1, 2,255
1	5	11.6	17.8	1125/(1+GYRO_SMPLRT_DIV)Hz where GYRO_SMPLRT_DIV is 0, 1, 2,255
1	6	5.7	8.9	1125/(1+GYRO_SMPLRT_DIV)Hz where GYRO_SMPLRT_DIV is 0, 1, 2,255
1	7	361.4	376.5	1125/(1+GYRO_SMPLRT_DIV)Hz where GYRO_SMPLRT_DIV is 0, 1, 2,255

Table 15. Configuration

8.3.3 GYRO_CONFIG_2

Name: GYRO_CONFIG_2

Address: 2 (02h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:6	-	Reserved.
5	XGYRO_CTEN	X Gyro self-test enable.
4	YGYRO_CTEN	Y Gyro self-test enable.
3	ZGYRO_CTEN	Z Gyro self-test enable.
2:0	GYRO_AVGCFG[2:0]	Averaging filter configuration settings for low-power mode.
		0: 1x averaging
		1: 2x averaging
		2: 4x averaging
		3: 8x averaging
		4: 16x averaging
		5: 32x averaging
		6: 64x averaging
		7: 128x averaging



Table 16 lists the gyroscope filter bandwidths available in the low-power mode of operation. In the low-power mode of operation, the gyroscope is duty-cycled.

	Averages	1x	2x	4x	8x	16x	32x	64x	128x
	GYRO_FCHOICE	1	1	1	1	1	1	1	1
	GYRO_AVGCFG	0	1	2	3	4	5	6	7
	Ton [ms]	1.15	1.59	2.48	4.26	7.82	14.93	29.15	57.59
	NBW [Hz]	773.5	469.8	257.8	134.8	68.9	34.8	17.5	8.8
	RMS Noise [dps-rms] TYP (based on gyroscope noise: 0.0175dps/√Hz)	0.49	0.38	0.28	0.20	0.15	0.10	0.07	0.05
GYRO_SMPLRT_DIV	ODR [Hz]			Currer	nt Consum	ption [m	A] TYP		
255	4.4	1.04	1.05	1.05	1.06	1.09	1.14	1.24	1.45
64	17.3	1.07	1.08	1.10	1.15	1.25	1.45	1.85	N/A
63	17.6	1.07	1.08	1.11	1.16	1.26	1.46	1.87	
32	34.1	1.10	1.12	1.17	1.27	1.47	1.86	N,	′ A
31	35.2	1.10	1.13	1.18	1.28	1.48	1.89		
22	48.9	1.13	1.16	1.23	1.37	1.66	2.22		
16	16 66.2		1.21	1.30	1.49	1.88		N/A	
15	70.3	1.17	1.22	1.32	1.52	1.93			
10	102.3	1.23	1.30	1.45	1.74	2.34			
8	125.0	1.27	1.36	1.54	1.90	N/A			
7	140.6	1.30	1.40	1.60	2.01				
5	187.5	1.38	1.52	1.79	2.33				
4	225.0	1.45	1.62	1.94		N/A			
3	281.3	1.56	1.76	2.17					
2	375.0	1.74	2.00 N/A						
1	562.5	2.09	2.09 N/A						

Table 16. Gyroscope Filter Bandwidths (Low-Power Mode)

Note : Ton is the ON time for motion measurement when the gyroscope is in duty cycle mode.

8.3.4 XG_OFFS_USRH

Name: XG_OFFS_USRH Address: 3 (03h) Type: USR2 Bank: 2

Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	X OFFS USER[15:8]	Upper byte of X gyro offset cancellation.



8.3.5 XG_OFFS_USRL

Name: XG_OFFS_USRL Address: 4 (04h) Type: USR2 Bank: 2 Serial IF: R/W

BIT	NAME	FUNCTION
7:0	X_OFFS_USER[7:0]	Lower byte of X gyro offset cancellation.

8.3.6 YG_OFFS_USRH

Reset Value: 0x00

Name: YG_OFFS_USRH Address: 5 (05h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

	BIT	NAME	FUNCTION
I	7:0	Y_OFFS_USER[15:8]	Upper byte of Y gyro offset cancellation.

8.3.7 YG_OFFS_USRL

Name: YG_OFFS_USRL Address: 6 (06h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	Y_OFFS_USER[7:0]	Lower byte of Y gyro offset cancellation.

8.3.8 ZG_OFFS_USRH

Name: ZG_OFFS_USRH Address: 7 (07h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	Z_OFFS_USER[15:8]	Upper byte of Z gyro offset cancellation.

8.3.9 ZG_OFFS_USRL

Name: ZG_OFFS_USRL Address: 8 (08h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	Z_OFFS_USER[7:0]	Lower byte of Z gyro offset cancellation.



8.3.10 ODR_ALIGN_EN

Name: ODR_ALIGN_EN Address: 9 (09h) Type: USR2 Bank: 2 OTP: No Serial IF: R/W

Reset Value: 0x00

BIT	NAME	FUNCTION
7:1	-	Reserved.
0	ODR_ALIGN_EN	0: Disables ODR start-time alignment.
		1: Enables ODR start-time alignment when any of the following registers is written
		(with the same value or with different values): GYRO_SMPLRT_DIV,
		ACCEL SMPLRT DIV 1, ACCEL SMPLRT DIV 2, I2C MST ODR CONFIG

8.3.11 ACCEL_SMPLRT_DIV_1

Name: ACCEL_SMPLRT_DIV_1

Address: 16 (10h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:4	-	Reserved.
3:0	ACCEL SMPLRT DIV[11:8]	MSB for ACCEL sample rate div.

8.3.12 ACCEL_SMPLRT_DIV_2

Name: ACCEL_SMPLRT_DIV_2

Address: 17 (11h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	ACCEL_SMPLRT_DIV[7:0]	LSB for ACCEL sample rate div.
		ODR is computed as follows:
		1.125 kHz/(1+ACCEL_SMPLRT_DIV[11:0])

8.3.13 ACCEL_INTEL_CTRL

Name: ACCEL_INTEL_CTRL

Address: 18 (12h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:2		Reserved.
1	ACCEL_INTEL_EN	Enable the WOM logic.
0	ACCEL_INTEL_MODE_INT	Selects WOM algorithm.
		1- Compare the current sample with the previous sample.
		0 - Initial sample is stored, all future samples are compared to the initial
		sample



8.3.14 ACCEL_WOM_THR

Name: ACCEL_WOM_THR

Address: 19 (13h)
Type: USR2
Bank: 2
Serial IF: R/W
Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	WOM_THRESHOLD[7:0]	This register holds the threshold value for the Wake on Motion Interrupt for ACCEL
		x/y/z axes. LSB = 4 mg. Range is 0 mg to 1020 mg

8.3.15 ACCEL_CONFIG

Name: ACCEL_CONFIG Address: 20 (14h) Type: USR2 Bank: 2

Serial IF: R/W Reset Value: 0x01

BIT	NAME	FUNCTION			
7:6	-	Reserved.			
5:3	ACCEL_DLPFCFG[2:0]	Accelerometer low pass filter configuration as shown in Table 17.			
2:1	ACCEL_FS_SEL[1:0]	Accelerometer Full Scale Select:			
		00: ±4 <i>g</i>			
		01: ±8 <i>g</i>			
		10: ±16g			
		11: ±30 <i>g</i>			
0	ACCEL_FCHOICE	0 - Bypass accel DLPF.			
		1 - Enable accel DLPF.			



		Output			
ACCEL_FCHOICE	ACCEL_DLPFCFG	3dB BW [Hz]	NBW [Hz]	Rate [Hz]	
0	х	1209	1248	4500	
1	0	246.0	265.0	1125/(1+ACCEL_SMPLRT_DIV)Hz where ACCEL_SMPLRT_DIV is 0, 1, 2,4095	
1	1	246.0	265.0	1125/(1+ACCEL_SMPLRT_DIV)Hz where ACCEL_SMPLRT_DIV is 0, 1, 2,4095	
1	2	111.4	136.0	1125/(1+ACCEL_SMPLRT_DIV)Hz where ACCEL_SMPLRT_DIV is 0, 1, 2,4095	
1	3	50.4	68.8	1125/(1+ACCEL_SMPLRT_DIV)Hz where ACCEL_SMPLRT_DIV is 0, 1, 2,4095	
1	4	23.9	34.4	1125/(1+ACCEL_SMPLRT_DIV)Hz where ACCEL_SMPLRT_DIV is 0, 1, 2,4095	
1	5	11.5	17.0	1125/(1+ACCEL_SMPLRT_DIV)Hz where ACCEL_SMPLRT_DIV is 0, 1, 2,4095	
1	6	5.7	8.3	1125/(1+ACCEL_SMPLRT_DIV)Hz where ACCEL_SMPLRT_DIV is 0, 1, 2,4095	
1	7	473	499	1125/(1+ACCEL_SMPLRT_DIV)Hz where ACCEL_SMPLRT_DIV is 0, 1, 2,4095	

Table 17. Accelerometer Configuration

The data rate out of the DLPF filter block can be further reduced by a factor of 1.125 kHz/(1+ACCEL_SMPLRT_DIV[11:0]) where ACCEL_SMPLRT_DIV is a 12-bit integer.

8.3.16 ACCEL_CONFIG_2

Name: ACCEL_CONFIG_2 Address: 21 (15h)

Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

NAME	FUNCTION
-	Reserved.
AX_ST_EN_REG	X Accel self-test enable.
AY_ST_EN_REG	Y Accel self-test enable.
AZ_ST_EN_REG	Z Accel self-test enable.
DEC3_CFG[1:0]	Controls the number of samples averaged in the accelerometer decimator: 0: Average 1 or 4 samples depending on ACCEL_FCHOICE (see table below) 1 - Average 8 samples. 2 - Average 16 samples. 3 - Average 32 samples.
	- AX_ST_EN_REG AY_ST_EN_REG AZ_ST_EN_REG



Table 18 lists the accelerometer filter bandwidths available in the low-power mode of operation. In the low-power mode of operation, the accelerometer is duty-cycled.

	Averages	1x	4x	8x	16x	32x
	ACCEL_FCHOICE	0	1	1	1	1
	ACCEL_DLPFCFG	х	7	7	7	7
	DEC3_CFG	0	0	1	2	3
	Ton (ms)	0.821	1.488	2.377	4.154	7.71
	NBW (Hz)	1237.5	496.8	264.8	136.5	69.2
	RMS Noise [mg-rms] TYP (based on accelerometer noise: 285µg/√Hz)	10.0	6.4	4.6	3.3	2.4
ACCEL_SMPLRT_DIV	ODR [Hz]		Current C	onsumption	ı [μΑ] TYP	
4095	0.27	6.2	6.3	6.5	6.9	7.6
2044	0.55	6.3	6.6	7.0	7.7	9.2
1022	1.1	6.7	7.2	8.0	9.4	12.3
513	2.2	7.3	8.4	9.9	12.8	18.6
255	4.4	8.7	10.9	13.8	19.7	31.4
127	8.8	11.4	15.8	21.6	33.3	56.7
63	17.6	16.8	25.6	37.3	60.7	107.5
31	35.2	27.6	45.2	68.6	115.3	208.9
22	48.9	36.1	60.5	93.0	158.1	288.3
15	70.3	49.2	84.3	131.1	224.7	411.9
10	102.3	68.9	119.9	188.0	324.1	596.3
7	140.6	92.4	162.7	256.3	443.3	N/A
5	187.5	121.2	214.9			
3	281.3	178.9	319.3		N/A	
1	562.5	351.7		N	/A	

Table 18. Accelerometer Configuration 2

Note: Ton is the ON time for motion measurement when the accelerometer is in duty cycle mode.



8.3.17 FSYNC_CONFIG

Name: FSYNC_CONFIG Address: 82 (52h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	DELAY_TIME_EN	0 - Disables delay time measurement between FSYNC event and the first ODR event
		(after FSYNC event).
		1 - Enables delay time measurement between FSYNC event and the first ODR event
		(after FSYNC event).
6	-	Reserved.
5	WOF_DEGLITCH_EN	Enables digital deglitching of FSYNC input for Wake on FSYNC.
4	WOF_EDGE_INT	0 - FSYNC is a level interrupt for Wake on FSYNC.
		1 - FSYNC is an edge interrupt for Wake on FSYNC.
		ACTL_FSYNC is used to set the polarity of the interrupt.
3:0	EXT_SYNC_SET[3:0]	Enables the FSYNC pin data to be sampled.
		EXT_SYNC_SET FSYNC bit location.
		0 - Function disabled
		1 - TEMP_OUT_L[0]
		2 - GYRO_XOUT_L[0]
		3 - GYRO_YOUT_L[0]
		4 - GYRO_ZOUT_L[0]
		5 - ACCEL_XOUT_L[0]
		6 - ACCEL_YOUT_L[0]
		7 - ACCEL_ZOUT_L[0]

8.3.18 TEMP_CONFIG

Name: TEMP_CONFIG Address: 83 (53h) Type: USR2 Bank: 2 Serial IF: R/W

Reset Value: 0x00

BIT	NAME	FUNCTION		
2:0	TEMP_DLPFCFG[2:0]	Low pass filter configuration for temperature sensor as shown in the table below:		
		TEMP_DLPCFG<2:0>	Ten	np Sensor
			NBW (Hz)	Rate (kHz)
		0	7932.0	9
		1	217.9	1.125
		2	123.5	1.125
		3	65.9	1.125
		4	34.1	1.125
		5	17.3	1.125
		6	8.8	Rate (kHz)
		7	7932.0	9



8.3.19 MOD_CTRL_USR

Name: MOD_CTRL_USR Address: 84 (54h) Type: USR2 Bank: 2 Serial IF: R/W

Reset Value: 0x03

BIT NAME

BIT	NAME	FUNCTION
7:1	-	Reserved.
0	REG_LP_DMP_EN	Enable turning on DMP in Low Power Accelerometer mode.

8.3.20 REG_BANK_SEL

Name: REG_BANK_SEL Address: 127 (7Fh)

Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:6	-	Reserved.
5:4	USER_BANK[1:0]	Use the following values in this bit-field to select a USER BANK.
		0 - Select USER BANK 0
		1 - Select USER BANK 1
		2 - Select USER BANK 2
		3 - Select USER BANK 3
3:0	-	Reserved.



8.4 **USR BANK 3 REGISTER MAP**

8.4.1 I2C_MST_ODR_CONFIG

Name: I2C_MST_ODR_CONFIG

Address: 0 (00h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:4	1	Reserved.
3:0	I2C_MST_ODR_CONFIG[3:0]	ODR configuration for external sensor when gyroscope and accelerometer are disabled. ODR is computed as follows: 1 -1 kHz/(2^((odr_config[3:0]))) When gyroscope is enabled, all sensors (including I2C_MASTER) use the gyroscope ODR. If gyroscope is disabled then all sensors (including I2C_MASTER) use the accelerometer ODR.

8.4.2 I2C_MST_CTRL

Name: I2C_MST_CTRL Address: 1 (01h) Type: USR3 Bank: 3 Serial IF: R/W

Reset Value: 0x00

BIT	NAME	FUNCTION
7	MULT_MST_EN	Enables multi-master capability. When disabled, clocking to the I2C_MST_IF can be
		disabled when not in use and the logic to detect lost arbitration is disabled.
6:5	-	Reserved.
4	I2C_MST_P_NSR	This bit controls the I ² C Master's transition from one slave read to the next slave read. 0 - There is a restart between reads.
		1 - There is a stop between reads.
3:0	I2C_MST_CLK[3:0]	Sets I ² C master clock frequency as shown in Table 19.

8.4.3 I2C_MST_DELAY_CTRL

Name: I2C_MST_DELAY_CTRL

Address: 2 (02h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	DELAY_ES_SHADOW	Delays shadowing of external sensor data until all data is received.
6:5	-	Reserved.
4	I2C_SLV4_DELAY_EN	When enabled, slave 4 will only be accessed 1/(1+I2C_SLC4_DLY) samples as
		determined by I2C_MST_ODR_CONFIG.
3	I2C_SLV3_DELAY_EN	When enabled, slave 3 will only be accessed 1/(1+I2C_SLC4_DLY) samples as
		determined by I2C_MST_ODR_CONFIG.
2	I2C_SLV2_DELAY_EN	When enabled, slave 2 will only be accessed 1/(1+I2C_SLC4_DLY) samples as
		determined by I2C_MST_ODR_CONFIG.
1	I2C_SLV1_DELAY_EN	When enabled, slave 1 will only be accessed 1/(1+I2C_SLC4_DLY) samples as
		determined by I2C_MST_ODR_CONFIG.
0	I2C_SLV0_DELAY_EN	When enabled, slave 0 will only be accessed 1/(1+I2C_SLC4_DLY) samples as
		determined by I2C_MST_ODR_CONFIG.



8.4.4 I2C_SLV0_ADDR

Name: I2C_SLV0_ADDR Address: 3 (03h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	I2C_SLV0_RNW	1 – Transfer is a read.
		0 – Transfer is a write.
6:0	I2C_ID_0[6:0]	Physical address of I ² C slave 0.

8.4.5 I2C_SLVO_REG

Name: I2C_SLV0_REG Address: 4 (04h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	I2C_SLV0_REG[7:0]	I ² C slave 0 register address from where to begin data transfer.

8.4.6 I2C_SLVO_CTRL

Name: I2C_SLV0_CTRL Address: 5 (05h) Type: USR3 Bank: 3 Serial IF: R/W

Reset Value: 0x00			
BIT	NAME	FUNCTION	
7	I2C_SLV0_EN	1 – Enable reading data from this slave at the sample rate and storing data at the first available EXT_SENS_DATA register, which is always EXT_SENS_DATA_00 for I ² C slave 0. 0 – Function is disabled for this slave.	
6	I2C_SLVO_BYTE_SW	1 – Swap bytes when reading both the low and high byte of a word. Note there is nothing to swap after reading the first byte if I2C_SLVO_REG[0] = 1, or if the last byte read has a register address LSB = 0. For example, if I2C_SLVO_REG = 0x1, and I2C_SLVO_LENG = 0x4: 1) The first byte read from address 0x1 will be stored at EXT_SENS_DATA_00, 2) The second and third bytes will be read and swapped, so the data read from address 0x2 will be stored at EXT_SENS_DATA_02, and the data read from address 0x3 will be stored at EXT_SENS_DATA_01, 3) The last byte read from address 0x4 will be stored at EXT_SENS_DATA_03 0 – No swapping occurs; bytes are written in order read.	
5	I2C_SLV0_REG_DIS	When set, the transaction does not write a register value, it will only read data, or write data	
4	I2C_SLVO_GRP	External sensor data typically comes in as groups of two bytes. This bit is used to determine if the groups are from the slave's register address 0 and 1, 2 and 3, etc, or if the groups are address 1 and 2, 3 and 4, etc. 0 indicates slave register addresses 0 and 1 are grouped together (odd numbered register ends the group). 1 indicates slave register addresses 1 and 2 are grouped together (even numbered register ends the group). This allows byte swapping of registers that are grouped starting at any address.	
3:0	I2C_SLV0_LENG[3:0]	Number of bytes to be read from I ² C slave 0.	



8.4.7 I2C_SLV0_DO

Name: I2C_SLV0_DO Address: 6 (06h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	I2C_SLV0_DO[7:0]	Data out when slave 0 is set to write.

8.4.8 I2C_SLV1_ADDR

Name: I2C_SLV1_ADDR Address: 7 (07h) Type: USR3 Bank: 3

Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	I2C_SLV1_RNW	1 – Transfer is a read.
		0 – Transfer is a write.
6:0	I2C_ID_1[6:0]	Physical address of I ² C slave 1.

8.4.9 I2C_SLV1_REG

Name: I2C_SLV1_REG Address: 8 (08h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

 BIT
 NAME
 FUNCTION

 7:0
 I2C_SLV1_REG[7:0]
 I²C slave 1 register address from where to begin data transfer.



8.4.10 I2C_SLV1_CTRL

Name: I2C_SLV1_CTRL Address: 9 (09h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	I2C_SLV1_EN	 1 – Enable reading data from this slave at the sample rate and storing data at the first available EXT_SENS_DATA register as determined by I2C_SLVO_EN and I2C_SLVO_LENG. 0 – Function is disabled for this slave.
6	I2C_SLV1_BYTE_SW	1 – Swap bytes when reading both the low and high byte of a word. Note there is nothing to swap after reading the first byte if I2C_SLV1_REG[0] = 1, or if the last byte read has a register address LSB = 0. For example, if I2C_SLV0_EN = 0x1, and I2C_SLV0_LENG = 0x3 (to show swap has to do with I²C slave address not EXT_SENS_DATA address), and if I2C_SLV1_REG = 0x1, and I2C_SLV1_LENG = 0x4: 1) The first byte read from address 0x1 will be stored at EXT_SENS_DATA_03 (slave 0's data will be in EXT_SENS_DATA_00, EXT_SENS_DATA_01, and EXT_SENS_DATA_02), 2) The second and third bytes will be read and swapped, so the data read from address 0x2 will be stored at EXT_SENS_DATA_04, and the data read from address 0x3 will be stored at EXT_SENS_DATA_05, 3) The last byte read from address 0x4 will be stored at EXT_SENS_DATA_06 0 – No swapping occurs; bytes are written in order read.
5	I2C_SLV1_REG_DIS	When set, the transaction does not write a register value, it will only read data, or write data
4	I2C_SLV1_GRP	External sensor data typically comes in as groups of two bytes. This bit is used to determine if the groups are from the slave's register address 0 and 1, 2 and 3, etc., or if the groups are address 1 and 2, 3 and 4, etc. 0 indicates slave register addresses 0 and 1 are grouped together (odd numbered register ends the group). 1 indicates slave register addresses 1 and 2 are grouped together (even numbered register ends the group). This allows byte swapping of registers that are grouped starting at any address.
3:0	I2C_SLV1_LENG[3:0]	Number of bytes to be read from I ² C slave 1.

8.4.11 SLV1_DO

Name: I2C_SLV1_DO Address: 10 (0Ah) Type: USR3 Bank: 3

Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	I2C_SLV1_DO[7:0]	Data out when slave 1 is set to write.



8.4.12 I2C_SLV2_ADDR

Name: I2C_SLV2_ADDR Address: 11 (0Bh) Type: USR3 Bank: 3

Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	I2C_SLV2_RNW	1 – Transfer is a read.
		0 – Transfer is a write.
6:0	I2C_ID_2[6:0]	Physical address of I ² C slave 2.

8.4.13 I2C_SLV2_REG

Name: I2C_SLV2_REG Address: 12 (0Ch) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	I2C_SLV2_REG[7:0]	I ² C slave 2 register address from where to begin data transfer.

8.4.14 I2C_SLV2_CTRL

Name: I2C_SLV2_CTRL Address: 13 (0Dh) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	I2C_SLV2_EN	1 – Enable reading data from this slave at the sample rate and storing data at the first available EXT_SENS_DATA register as determined by I2C_SLV0_EN, I2C_SLV0_LENG, I2C_SLV1_EN and I2C_SLV1_LENG. 0 – Function is disabled for this slave.
6	I2C_SLV2_BYTE_SW	1 – Swap bytes when reading both the low and high byte of a word. Note there is nothing to swap after reading the first byte if I2C_SLV2_REG[0] = 1, or if the last byte read has a register address LSB = 0. See I2C_SLV1_CTRL for an example. 0 – No swapping occurs; bytes are written in order read.
5	I2C_SLV2_REG_DIS	When set, the transaction does not write a register value, it will only read data, or write data
4	I2C_SLV2_GRP	External sensor data typically comes in as groups of two bytes. This bit is used to determine if the groups are from the slave's register address 0 and 1, 2 and 3, etc, or if the groups are address 1 and 2, 3 and 4, etc. 0 indicates slave register addresses 0 and 1 are grouped together (odd numbered register ends the group). 1 indicates slave register addresses 1 and 2 are grouped together (even numbered register ends the group). This allows byte swapping of registers that are grouped starting at any address.
3:0	I2C_SLV2_LENG[3:0]	Number of bytes to be read from I ² C slave 2.



8.4.15 I2C_SLV2_DO

Name: I2C_SLV2_DO Address: 14 (0Eh) Type: USR3

Bank: 3 Serial IF: R/W Reset Value: 0x00

ı	BIT	NAME	FUNCTION
	7:0	I2C_SLV2_DO[7:0]	Data out when slave 2 is set to write.

8.4.16 I2C_SLV3_ADDR

Name: I2C_SLV3_ADDR Address: 15 (0Fh) Type: USR3

Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	I2C_SLV3_RNW	1 – Transfer is a read.
		0 – Transfer is a write.
6:0	I2C_ID_3[6:0]	Physical address of I ² C slave 3.

8.4.17 I2C_SLV3_REG

Name: I2C_SLV3_REG Address: 16 (10h) Type: USR3

Bank: 3 Serial IF: R/W Reset Value: 0x00

BI.	T NAME	FUNCTION
7:0	12C_SLV3_REG[7:0]	I ² C slave 3 register address from where to begin data transfer.



8.4.18 I2C_SLV3_CTRL

Name: I2C_SLV3_CTRL Address: 17 (11h) Type: USR3 Bank: 3 Serial IF: R/W

Reset Value: 0x00

BIT	NAME	FUNCTION
7	I2C_SLV3_EN	1 – Enable reading data from this slave at the sample rate and storing data at the first available EXT_SENS_DATA register as determined by I2C_SLV0_EN, I2C_SLV0_LENG, I2C_SLV1_EN, I2C_SLV1_LENG, I2C_SLV2_EN and I2C_SLV2_LENG. 0 – Function is disabled for this slave.
6	I2C_SLV3_BYTE_SW	1 – Swap bytes when reading both the low and high byte of a word. Note there is nothing to swap after reading the first byte if I2C_SLV3_REG[0] = 1, or if the last byte read has a register address LSB = 0. See I2C_SLV1_CTRL for an example. 0 – No swapping occurs, bytes are written in order read.
5	I2C_SLV3_REG_DIS	When set, the transaction does not write a register value, it will only read data, or write data
4	I2C_SLV3_GRP	External sensor data typically comes in as groups of two bytes. This bit is used to determine if the groups are from the slave's register address 0 and 1, 2 and 3, etc., or if the groups are address 1 and 2, 3 and 4, etc. 0 indicates slave register addresses 0 and 1 are grouped together (odd numbered register ends the group). 1 indicates slave register addresses 1 and 2 are grouped together (even numbered register ends the group). This allows byte swapping of registers that are grouped starting at any address.
3:0	I2C_SLV3_LENG[3:0]	Number of bytes to be read from I ² C slave 3.

8.4.19 I2C_SLV3_DO

Name: I2C_SLV3_DO Address: 18 (12h) Type: USR3 Bank: 3 Serial IF: R/W

Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	I2C_SLV3_DO[7:0]	Data out when slave 3 is set to write.



8.4.20 I2C_SLV4_ADDR

Name: I2C_SLV4_ADDR Address: 19 (13h) Type: USR3 Bank: 3 Serial IF: R/W

Reset Value: 0x00

BIT	NAME	FUNCTION
7	I2C_SLV4_RNW	1 – Transfer is a read.
		0 – Transfer is a write.
6:0	I2C_ID_4[6:0]	Physical address of I ² C slave 4.

Note: The I²C Slave 4 interface can be used to perform only single byte read and write transactions.

8.4.21 I2C_SLV4_REG

Name: I2C_SLV4_REG Address: 20 (14h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	I2C_SLV4_REG[7:0]	I ² C slave 4 register address from where to begin data transfer.

8.4.22 I2C_SLV4_CTRL

Name: I2C_SLV4_CTRL Address: 21 (15h) Type: USR3 Bank: 3 Serial IF: R/W

Reset Value: 0x00

BIT	NAME	FUNCTION	
7	I2C_SLV4_EN	1 – Enable data transfer with this slave at the sample rate. If read command, store data in I2C_SLV4_DI register, if write command, write data stored in I2C_SLV4_DO register. Bit is cleared when a single transfer is complete. Be sure to write I2C_SLV4_DO first 0 – Function is disabled for this slave.	
6	I2C_SLV4_INT_EN	1 – Enables the completion of the I ² C slave 4 data transfer to cause an interrupt. 0 – Completion of the I ² C slave 4 data transfer will not cause an interrupt.	
5	I2C_SLV4_REG_DIS	When set, the transaction does not write a register value, it will only read data, or write data.	
4:0	I2C_SLV4_DLY[4:0]	When enabled via the I2C_MST_DELAY_CTRL, those slaves will only be enabled every1/(1+I2C_SLV4_DLY) samples as determined by I2C_MST_ODR_CONFIG	

8.4.23 I2C_SLV4_DO

Name: I2C_SLV4_DO Address: 22 (16h) Type: USR3 Bank: 3

Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	I2C_SLV4_DO[7:0]	Data out when slave 4 is set to write.



8.4.24 I2C_SLV4_DI

Name: I2C_SLV4_DI Address: 23 (17h) Type: USR3 Bank: 3 Serial IF: R

Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	I2C_SLV4_DI[7:0]	Data read from I ² C Slave 4.

8.4.25 REG_BANK_SEL

Name: REG_BANK_SEL Address: 127 (7Fh)

Type: Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION	
7:6	-	Reserved.	
5:4	USER_BANK[1:0]	Use the following values in this bit-field to select a USER BANK:	
		0 - Select USER BANK 0	
		1 - Select USER BANK 1	
		2 - Select USER BANK 2	
		3 - Select USER BANK 3	
3:0	-	Reserved.	



9 USE NOTES

9.1 GYROSCOPE MODE TRANSITION

When gyroscope is transitioning from standard to low-noise mode, several unsettled output samples will be observed at the gyroscope output due to filter switching and settling. The number of unsettled gyroscope output samples depends on the filter and ODR settings.

9.2 POWER MANAGEMENT 1 REGISTER SETTING

CLKSEL[2:0] has to be set to 001 to achieve the datasheet performance.

9.3 DMP MEMORY ACCESS

Reading/writing DMP memory and FIFO through I^2C in a multithreaded environment can cause wrong data being read. To avoid the issue, one may use SPI instead of I^2C , or use I^2C with mutexes.

9.4 TIME BASE CORRECTION

The system clock frequency at room temperature in gyroscope mode and 6-Axis mode varies from part to part, and the clock rates specified in datasheet are the nominal values. The percentage of frequency deviation from the nominal values for each part is logged in register TIMEBASE_CORRECTION_PLL, and the range of the code is $\pm 10\%$ with each LSB representing a step of 0.079%. For example, if on one part TIMEBASE_CORRECTION_PLL = 0x0C = d'12, it means the clock frequency in gyroscope mode and 6-Axis mode is $\sim 0.94\%$ faster than the nominal value.

When operating in accelerometer-only mode, the system clock frequency at room temperature is the nominal frequency over parts, and it is independent of the value stored in TIMEBASE_CORRECTION_PLL register.

Document Number: DS-000192 Page 80 of 89



9.5 I²C MASTER CLOCK FREQUENCY

 I^2C master clock frequency can be set by register I2C_MST_CLK as shown in the table below. Due to temperature variation and part to part variation of system clock frequency in different power modes, I2C_MST_CLK should be set such that in all conditions the clock frequency will not exceed what a slave device can support. To achieve a targeted clock frequency of 400 kHz, MAX, it is recommended to set I2C_MST_CLK = 7 (345.6 kHz / 46.67% duty cycle).

I2C_MST_CLK	Nominal CLK Frequency [kHz]	Duty Cycle
0	370.29	50.00%
1	-	-
2	370.29	50.00%
3	432.00	50.00%
4	370.29	42.86%
5	370.29	50.00%
6	345.60	40.00%
7	345.60	46.67%
8	304.94	47.06%
9	432.00	50.00%
10	432.00	41.67%
11	432.00	41.67%
12	471.27	45.45%
13	432.00	50.00%
14	345.60	46.67%
15	345.60	46.67%

Table 19. I²C Master Clock Frequency

9.6 CLOCKING

The internal system clock sources include: (1) an internal relaxation oscillator, and (2) a PLL with MEMS gyroscope oscillator as the reference clock. With the recommended clock selection setting (CLKSEL = 1), the best clock source for optimum sensor performance and power consumption will be automatically selected based on the power mode. Specifically, the internal relaxation oscillator will be selected when operating in accelerometer only mode, while the PLL will be selected whenever gyroscope is on, which includes gyroscope and 6-axis modes.

As clock accuracy is critical to the preciseness of distance and angle calculations performed by DMP, it should be noted that the internal relaxation oscillator and PLL show different performances in some aspects. The internal relaxation oscillator is trimmed to have a consistent operating frequency at room temperature, while the PLL clock frequency varies from part to part. The PLL frequency deviation from the nominal value in percentage is captured in register TIMEBASE_CORRECTION_PLL, and users can factor it in during distance and angle calculations to not sacrifice accuracy. Other than that, PLL has better frequency stability and lower frequency variation over temperature than the internal relaxation oscillator.



9.7 LP EN BIT-FIELD USAGE

The LP_EN bit-field (User Bank 0, PWR_MGMT_1 register, bit [5] helps to reduce the digital current. The recommended setting for this bit-field is 1 to achieve the lowest possible current. However, when LP_EN is set to 1, user may not be able to write to the following registers. If it is desired to write to registers in this list, it is recommended to first set LP_EN=0, write the desired register(s), then set LP_EN=1 again:

- USER BANK 0: All registers except LP_CONFIG, PWR_MGMT_1, PWR_MGMT_2, INT_PIN_CFG, INT_ENABLE, FIFO_COUNTH, FIFO_COUNTL, FIFO_R_W, FIFO_CFG, REG_BANK_SEL
- USER BANK 1: All registers except REG BANK SEL
- USER BANK 2: All registers except REG_BANK_SEL
- USER BANK 3: All registers except REG BANK SEL

9.8 REGISTER ACCESS USING SPI INTERFACE

Using the SPI interface, when the AP/user disables the gyroscope sensor (User Bank 0, PWR_MGMT_2 register, bits [2:0]=111) as part of a sequence of register read or write commands, the AP/user will be required to subsequently wait 22µs prior to any of the following operations:

- (1) Writing to any of the following registers:
 - USER BANK 0: All registers except LP_CONFIG, PWR_MGMT_1, PWR_MGMT_2, INT_PIN_CFG, INT_ENABLE, FIFO_COUNTH,
 FIFO_COUNTL, FIFO_R_W, FIFO_CFG, REG_BANK_SEL
 - USER BANK 1: All registers except REG BANK SEL
 - USER BANK 2: All registers except REG BANK SEL
 - USER BANK 3: All registers except REG_BANK_SEL
- (2) Reading data from FIFO
- (3) Reading from memory



10 ORIENTATION OF AXES

Figure 12 shows the orientation of the axes of sensitivity and the polarity of rotation. Note the pin 1 identifier (•) in the figure.




Figure 12. Orientation of Axes of Sensitivity and Polarity of Rotation



11 PACKAGE DIMENSIONS

This section provides package dimensions for the device. Information for the 24 Lead QFN 3.0x3.0x0.9 package is below.




Figure 13. Package Dimensions



	SYMBOL	MIN.	NOM.	MAX.
Total Thickness	A	0.85	0.90	0.95
Stand Off	A1	0.00	0.02	0.05
Mold Thickness	A2		0.70	
L/F Thickness	А3	0.203 REF		
Lead Width	b	0.15	0.20	0.25
Dady Cina	D	2.90	3.00	3.10
Body Size	E	2.90	3.00	3.10
Lead Pitch	e	0.40 BSC		
EP Size	J	1.65	1.70	1.75
EP Size	К	1.49	1.54	1.59
Lead Length	L	0.25	0.30	0.35
	S	0.25 REF		
	R	0.075		
	Н	0.12 REF	0.12 REF	
	P 0.22 REF			
Mold Flatness	bbb	0.10	0.10	
Coplanarity	ссс	0.075	0.075	
Lead Offset	ddd	0.10	0.10	
Exposed Pad Offset	eee	0.10		

Table 20. Package Dimensions



12 PART NUMBER PART MARKINGS

The part number part markings for ICM-20649 devices are summarized below:

PART NUMBER	PART NUMBER PART MARKING
ICM-20649	IC2649

Table 21. Part Number Package Markings




Figure 14. Part Number Package Markings



13 REFERENCES

Please refer to "InvenSense MEMS Handling Application Note (AN-IVS-0002A-00)" for the following information:

- Manufacturing Recommendations
 - Assembly Guidelines and Recommendations
 - PCB Design Guidelines and Recommendations
 - o MEMS Handling Instructions
 - o ESD Considerations
 - o Reflow Specification
 - o Storage Specifications
 - Package Marking Specification
 - o Tape & Reel Specification
 - o Reel & Pizza Box Label
 - o Packaging
 - o Representative Shipping Carton Label
- Compliance
 - o Environmental Compliance
 - o DRC Compliance
 - o Compliance Declaration Disclaimer



14 REVISION HISTORY

Revision Date	Revision	Description
03/25/2016	0.1	Initial Release
06/13/2016	0.2	Updated Section 3
07/22/2016	0.3	Updated Sections 3, 12
12/13/2016	1.0	Updated Section 3, 6, 12



This information furnished by InvenSense is believed to be accurate and reliable. However, no responsibility is assumed by InvenSense for its use, or for any infringements of patents or other rights of third parties that may result from its use. Specifications are subject to change without notice. InvenSense reserves the right to make changes to this product, including its circuits and software, in order to improve its design and/or performance, without prior notice. InvenSense makes no warranties, neither expressed nor implied, regarding the information and specifications contained in this document. InvenSense assumes no responsibility for any claims or damages arising from information contained in this document, or from the use of products and services detailed therein. This includes, but is not limited to, claims or damages based on the infringement of patents, copyrights, mask work and/or other intellectual property rights.

Certain intellectual property owned by InvenSense and described in this document is patent protected. No license is granted by implication or otherwise under any patent or patent rights of InvenSense. This publication supersedes and replaces all information previously supplied. Trademarks that are registered trademarks are the property of their respective companies. InvenSense sensors should not be used or sold in the development, storage, production or utilization of any conventional or mass-destructive weapons or for any other weapons or life threatening applications, as well as in any other life critical applications such as medical equipment, transportation, aerospace and nuclear instruments, undersea equipment, power plant equipment, disaster prevention and crime prevention equipment.

InvenSense® is a registered trademark of InvenSense, Inc. ICS™, ICM-20649™, Digital Motion Processor™, Digital Motion Processor™, Motion Processing Unit™, MotionFusion™, MotionInterface™, MotionTracking™, and MotionApps™ are trademarks of InvenSense, Inc.



Document Number: DS-000192 Page 89 of 89

Revision: 1.0