



# MCP6476/6R/6U/7/9

## 3 MHz Operational Amplifier with EMI Filtering

### Features

- **Low Quiescent Current:**
  - 170  $\mu$ A (maximum)/amplifier
- **Low Input Offset Voltage:**
  - $\pm 1.6$  mV (maximum)
- **Enhanced EMI Protection:**
  - Electromagnetic Interference Rejection Ratio (EMIRR) at 1.8 GHz: 90 dB
- Supply Voltage Range: 1.8V to 5.5V
- Gain Bandwidth Product: 3 MHz (typical)
- Rail-to-Rail Input/Output
- Unity Gain Stable
- No Phase Reversal
- Quick Start-up Time: 6  $\mu$ s (typical)
- Small Packages
- Extended Temperature Range: -40°C to +125°C
- AEC Q100 Qualified (Future Release)


### Applications

- Smoke Detectors
- Automotive
- Battery-Powered Systems
- Sensor Conditioning
- Battery Current Monitoring

### Design Aids

- SPICE Macro Models
- Microchip Advanced Part Selector (MAPS)
- Analog Demonstration and Evaluation Boards
- Application Notes

### Start-up Time




### Description

The Microchip Technology Inc. MCP6476/6R/6U/7/9 operational amplifier operates with a single-supply voltage as low as 1.8V, while drawing low quiescent current (170  $\mu$ A, maximum per amplifier). This op amp also has low input offset voltage ( $\pm 1.6$  mV, maximum), and rail-to-rail input and output operation. In addition, the MCP6476/6R/6U/7/9 is unity gain stable and has a gain bandwidth product of 3 MHz (typical). This combination of features supports battery-powered and portable applications.

The MCP6476/6R/6U/7/9 has enhanced EMI protection minimizing Electromagnetic Interference from external sources. This feature makes it well-suited for EMI-sensitive applications, such as power lines, radio stations and mobile communications.

This product family is offered in single (MCP6476 – Future Release), dual (MCP6477) and quad (MCP6479) packages. All devices are designed using an advanced CMOS process and fully specified in the extended temperature range, from -40°C to +125°C.

### Package Types



Note 1: MCP6476/6U/6R Future Release.

# MCP6476/6R/6U/7/9

## 1.0 ELECTRICAL CHARACTERISTICS

### 1.1 Absolute Maximum Ratings<sup>†</sup>

$V_{DD} - V_{SS}$ .....	6V
Current at Analog Input Pins ( $V_{IN^+}, V_{IN^-}$ ) .....	$\pm 5$ mA
Analog Inputs ( $V_{IN^+}, V_{IN^-}$ ) <sup>††</sup> .....	$V_{SS} - 0.5$ V to $V_{DD} + 0.5$ V
Difference Input Voltage .....	$ V_{DD} - V_{SS} $
Output Short-Circuit Current (Note 1) .....	Continuous
Storage Temperature .....	-65°C to +150°C
Maximum Junction Temperature ( $T_J$ ) .....	+150°C
ESD Protection on All Pins (HBM; CDM; MM) .....	$\geq 3$ kV; 2 kV; 300V

Note 1: Short-circuit to ground, one amplifier per package.

<sup>†</sup> Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

<sup>††</sup> See [Section 4.1.2 "Input Voltage Limits"](#).

### 1.2 Specifications

TABLE 1-1: DC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $T_A = +25^\circ\text{C}$ , $V_{DD} = +1.8\text{V}$ to $+5.5\text{V}$ , $V_{SS} = \text{GND}$ , $V_{CM} = V_{DD}/4$ , $V_{OUT} = V_{DD}/2$ , $V_L = V_{DD}/2$ , $R_L = 10\text{k}\Omega$ to $V_L$ and $C_L = 30\text{ pF}$ .						
Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
<b>Input Offset</b>						
Input Offset Voltage	$V_{OS}$	-1.6	—	1.6	mV	
Input Offset Drift with Temperature	$\Delta V_{OS}/\Delta T_A$	—	$\pm 0.6$	—	$\mu\text{V}/^\circ\text{C}$	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$
Power Supply Rejection Ratio	PSRR	80	95	—	dB	
<b>Input Bias Current and Impedance</b>						
Input Bias Current	$I_B$	—	$\pm 1$	—	pA	
		—	19	—	pA	$T_A = +85^\circ\text{C}$
		—	200	—	pA	$T_A = +125^\circ\text{C}$
Input Offset Current	$I_{OS}$	—	$\pm 1$	—	pA	
Common-Mode Input Impedance	$Z_{CM}$	—	$10^{13} \parallel 6$	—	$\Omega \parallel \text{pF}$	
Differential Input Impedance	$Z_{DIFF}$	—	$10^{13} \parallel 1$	—	$\Omega \parallel \text{pF}$	
<b>Common-Mode</b>						
Common-Mode Input Voltage Range	$V_{CMR}$	$V_{SS} - 0.3$	—	$V_{DD} + 0.3$	V	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$
		$V_{SS} - 0.1$	—	$V_{DD} + 0.1$		
Common-Mode Rejection Ratio	CMRR	—	90	—	dB	$V_{DD} = 5.5\text{V}$ , $V_{CM} = -0.3\text{V}$ to $4.1\text{V}$
		60	76	—	dB	$V_{DD} = 5.5\text{V}$ , $V_{CM} = -0.3\text{V}$ to $5.8\text{V}$
		60	76	—	dB	$V_{DD} = 1.8\text{V}$ , $V_{CM} = -0.3\text{V}$ to $2.1\text{V}$

# MCP6476/6R/6U/7/9

**TABLE 1-1: DC ELECTRICAL SPECIFICATIONS (CONTINUED)**

Electrical Characteristics: Unless otherwise indicated, $T_A = +25^\circ\text{C}$ , $V_{DD} = +1.8\text{V}$ to $+5.5\text{V}$ , $V_{SS} = \text{GND}$ , $V_{CM} = V_{DD}/4$ , $V_{OUT} = V_{DD}/2$ , $V_L = V_{DD}/2$ , $R_L = 10 \text{k}\Omega$ to $V_L$ and $C_L = 30 \text{pF}$ .						
Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
<b>Open-Loop Gain</b>						
DC Open-Loop Gain (Large Signal)	$A_{OL}$	105	126	—	dB	$0.2 < V_{OUT} < (V_{DD} - 0.2\text{V})$
<b>Output</b>						
High-Level Output Voltage	$V_{OH}$	$V_{DD} - 10$	$V_{DD} - 6$	—	mV	$V_{DD} = 5.5\text{V}$ , $R_L = 10 \text{k}\Omega$
		$V_{DD} - 90$	$V_{DD} - 54$	—		$V_{DD} = 5.5\text{V}$ , $R_L = 1 \text{k}\Omega$
Low-Level Output Voltage	$V_{OL}$	—	$V_{SS} + 6$	$V_{SS} + 10$		$V_{DD} = 5.5\text{V}$ , $R_L = 10 \text{k}\Omega$
		—	$V_{SS} + 54$	$V_{SS} + 90$		$V_{DD} = 5.5\text{V}$ , $R_L = 1 \text{k}\Omega$
Output Short-Circuit Current	$I_{SC}$	—	$\pm 6$	—	mA	$V_{DD} = 1.8\text{V}$
		—	$\pm 30$	—	mA	$V_{DD} = 5.5\text{V}$
<b>Power Supply</b>						
Supply Voltage	$V_{DD}$	1.8	—	5.5	V	
Quiescent Current per Amplifier	$I_Q$	—	140	170	$\mu\text{A}$	$I_O = 0$
Start-up Time	$t_{start}$	—	6	—	$\mu\text{s}$	$V_{DD} = 0\text{V}$ to $5.5\text{V}$
Crosstalk		—	135	—	dB	

**TABLE 1-2: AC ELECTRICAL SPECIFICATIONS**

Electrical Characteristics: Unless otherwise indicated, $T_A = +25^\circ\text{C}$ , $V_{DD} = +1.8\text{V}$ to $+5.5\text{V}$ , $V_{SS} = \text{GND}$ , $V_{CM} = V_{DD}/4$ , $V_{OUT} = V_{DD}/2$ , $V_L = V_{DD}/2$ , $R_L = 10 \text{k}\Omega$ to $V_L$ and $C_L = 30 \text{pF}$ .						
Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
<b>AC Response</b>						
Gain Bandwidth Product	GBWP	—	3	—	MHz	
Phase Margin	PM	—	65	—	°	$G = +1 \text{V/V}$
Slew Rate	SR	—	3.2	—	$\text{V}/\mu\text{s}$	$V_{DD} = 5.5\text{V}$
Settling Time	$t_s$	—	1.36	—	$\mu\text{s}$	To 0.1%, $V_{DD} = 5\text{V}$ , 2V step, $G = +1$
		—	1.63	—		To 0.01%, $V_{DD} = 5\text{V}$ , 2V step, $G = +1$
Total Harmonic Distortion + Noise	THD+N	—	0.0015	—	%	$V_{DD} = 5\text{V}$ , $V_o = 1 \text{V}_{\text{RMS}}$ , $G = +1$ , $f = 1 \text{kHz}$ , 80 kHz measurement BW
<b>Noise</b>						
Input Noise Voltage	$E_{ni}$	—	3.8	—	$\mu\text{V}_{\text{P-P}}$	$f = 0.1 \text{Hz}$ to $10 \text{Hz}$
Input Noise Voltage Density	$e_{ni}$	—	17	—	$\text{nV}/\sqrt{\text{Hz}}$	$f = 1 \text{kHz}$
		—	14	—	$\text{nV}/\sqrt{\text{Hz}}$	$f = 10 \text{kHz}$
Input Noise Current Density	$i_{ni}$	—	0.6	—	$\text{fA}/\sqrt{\text{Hz}}$	$f = 1 \text{kHz}$
Electromagnetic Interference Rejection Ratio	EMIRR	—	48	—	dB	$V_{IN} = 100 \text{ mV}_{\text{PK}}$ , 400 MHz
		—	70	—		$V_{IN} = 100 \text{ mV}_{\text{PK}}$ , 900 MHz
		—	90	—		$V_{IN} = 100 \text{ mV}_{\text{PK}}$ , 1800 MHz
		—	93	—		$V_{IN} = 100 \text{ mV}_{\text{PK}}$ , 2400 MHz
		—	100	—		$V_{IN} = 100 \text{ mV}_{\text{PK}}$ , 5800 MHz

# MCP6476/6R/6U/7/9

---

TABLE 1-3: TEMPERATURE SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $V_{DD} = +1.8V$ to $+5.5V$ and $V_{SS} = GND$ .						
Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
<b>Temperature Ranges</b>						
Operating Temperature Range	$T_A$	-40	—	+125	°C	<b>Note 1</b>
Storage Temperature Range	$T_A$	-65	—	+150	°C	
<b>Thermal Package Resistances</b>						
Thermal Resistance, 5-Lead SC70	$\theta_{JA}$	—	331	—	°C/W	
Thermal Resistance, 5-Lead SOT-23	$\theta_{JA}$	—	221	—	°C/W	
Thermal Resistance, 8-Lead MSOP	$\theta_{JA}$	—	206	—	°C/W	
Thermal Resistance, 8-Lead SOIC	$\theta_{JA}$	—	150	—	°C/W	
Thermal Resistance, 14-Lead TSSOP	$\theta_{JA}$	—	100	—	°C/W	
Thermal Resistance, 14-Lead SOIC	$\theta_{JA}$	—	120	—	°C/W	


**Note 1:** The internal junction temperature ( $T_J$ ) must not exceed the absolute maximum specification of +150°C.

## 2.0 TYPICAL PERFORMANCE CURVES


**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

**Note:** Unless otherwise indicated,  $T_A = +25^\circ\text{C}$ ,  $V_{DD} = +1.8\text{V}$  to  $+5.5\text{V}$ ,  $V_{SS} = \text{GND}$ ,  $V_{CM} = V_{DD}/4$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 10\text{k}\Omega$  to  $V_L$  and  $C_L = 30\text{ pF}$ .


### 2.1 DC Inputs




**FIGURE 2-1:** Input Offset Voltage Histogram.




**FIGURE 2-4:** Input Offset Voltage vs. Common-Mode Input Voltage.




**FIGURE 2-2:** Input Offset Voltage Drift Histogram.



**FIGURE 2-5:** Input Offset Voltage vs. Output Voltage.




**FIGURE 2-3:** Input Offset Voltage vs. Common-Mode Input Voltage.




**FIGURE 2-6:** Input Offset Voltage vs. Power Supply Voltage.

# MCP6476/6R/6U/7/9


**Note:** Unless otherwise indicated,  $T_A = +25^\circ\text{C}$ ,  $V_{DD} = +1.8\text{V}$  to  $+5.5\text{V}$ ,  $V_{SS} = \text{GND}$ ,  $V_{CM} = V_{DD}/4$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 10\text{k}\Omega$  to  $V_L$  and  $C_L = 30\text{pF}$ .




**FIGURE 2-7:** Input Bias, Offset Current vs. Common-Mode Voltage.




**FIGURE 2-10:** DC Open-Loop Gain vs. Ambient Temperature.



**FIGURE 2-8:** Input Bias Current vs. Common-Mode Input Voltage.




**FIGURE 2-11:** Measured Input Current vs. Input Voltage (below  $V_{SS}$ ).




**FIGURE 2-9:** CMRR, PSRR vs. Ambient Temperature.

**Note:** Unless otherwise indicated,  $T_A = +25^\circ\text{C}$ ,  $V_{DD} = +1.8\text{V}$  to  $+5.5\text{V}$ ,  $V_{SS} = \text{GND}$ ,  $V_{CM} = V_{DD}/4$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 10 \text{ k}\Omega$  to  $V_L$  and  $C_L = 30 \text{ pF}$ .


## 2.2 Other DC Voltages and Currents




**FIGURE 2-12:** Quiescent Current vs. Ambient Temperature.




**FIGURE 2-15:** Output Short-Circuit Current vs. Power Supply Voltage.




**FIGURE 2-13:** Quiescent Current vs. Power Supply Voltage.



**FIGURE 2-16:** Output Voltage Headroom vs. Output Current.



**FIGURE 2-14:** Quiescent Current vs. Common-Mode Input Voltage.




**FIGURE 2-17:** Output Voltage Headroom vs. Output Current.


# MCP6476/6R/6U/7/9

**Note:** Unless otherwise indicated,  $T_A = +25^\circ\text{C}$ ,  $V_{DD} = +1.8\text{V}$  to  $+5.5\text{V}$ ,  $V_{SS} = \text{GND}$ ,  $V_{CM} = V_{DD}/4$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 10\text{k}\Omega$  to  $V_L$  and  $C_L = 30\text{ pF}$ .


## 2.3 Frequency Response




**FIGURE 2-18:** CMRR, PSRR vs. Frequency.




**FIGURE 2-21:** Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.




**FIGURE 2-19:** Open-Loop Gain, Phase vs. Frequency.



**FIGURE 2-22:** Closed Loop Output Impedance vs. Frequency.




**FIGURE 2-20:** Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.




**FIGURE 2-23:** EMIRR vs. Frequency.

# MCP6476/6R/6U/7/9


**Note:** Unless otherwise indicated,  $T_A = +25^\circ\text{C}$ ,  $V_{DD} = +1.8\text{V}$  to  $+5.5\text{V}$ ,  $V_{SS} = \text{GND}$ ,  $V_{CM} = V_{DD}/4$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 10\text{k}\Omega$  to  $V_L$  and  $C_L = 30\text{ pF}$ .



**FIGURE 2-24:** EMIRR vs. RF Input Peak-to-Peak Voltage.



**FIGURE 2-26:** Maximum Output Voltage Swing vs. Frequency.




**FIGURE 2-25:** Channel Separation vs. Frequency.


# MCP6476/6R/6U/7/9

Note: Unless otherwise indicated,  $T_A = +25^\circ\text{C}$ ,  $V_{DD} = +1.8\text{V}$  to  $+5.5\text{V}$ ,  $V_{SS} = \text{GND}$ ,  $V_{CM} = V_{DD}/4$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 10\text{k}\Omega$  to  $V_L$  and  $C_L = 30\text{ pF}$ .


## 2.4 Input Noise




**FIGURE 2-27:** Input Noise Voltage Density vs. Common-Mode Voltage.




**FIGURE 2-30:** THD + N vs. Frequency.



**FIGURE 2-28:** Input Noise Voltage Density vs. Frequency.




**FIGURE 2-31:** THD + N vs. Amplitude.




**FIGURE 2-29:** 0.1 Hz to 10 Hz Voltage Noise.

**Note:** Unless otherwise indicated,  $T_A = +25^\circ\text{C}$ ,  $V_{DD} = +1.8\text{V}$  to  $+5.5\text{V}$ ,  $V_{SS} = \text{GND}$ ,  $V_{CM} = V_{DD}/4$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 10 \text{ k}\Omega$  to  $V_L$  and  $C_L = 30 \text{ pF}$ .


## 2.5 Time Response




**FIGURE 2-32:** Slew Rate vs. Ambient Temperature.




**FIGURE 2-35:** Large Signal Noninverting Pulse Response.




**FIGURE 2-33:** Small Signal Noninverting Pulse Response.



**FIGURE 2-36:** Large Signal Inverting Pulse Response.




**FIGURE 2-34:** Small Signal Inverting Pulse Response.




**FIGURE 2-37:** The MCP6476/6R/6U/7/9 Device Shows No Phase Reversal.

# MCP6476/6R/6U/7/9

**Note:** Unless otherwise indicated,  $T_A = +25^\circ\text{C}$ ,  $V_{DD} = +1.8\text{V}$  to  $+5.5\text{V}$ ,  $V_{SS} = \text{GND}$ ,  $V_{CM} = V_{DD}/4$ ,  $V_{OUT} = V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 10\text{ k}\Omega$  to  $V_L$  and  $C_L = 30\text{ pF}$ .



**FIGURE 2-38:** Start-up Time.



**FIGURE 2-39:** Overshoot vs. Capacitive Load.

# MCP6476/6R/6U/7/9

## 3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in [Table 3-1](#), [Table 3-2](#) and [Table 3-3](#).

**TABLE 3-1: PIN FUNCTION TABLE – SINGLES**

MCP6476	MCP6476R	MCP6476U	Symbol	Description
5-Lead SC70, 5-Lead SOT-23	5-Lead SOT-23	5-Lead SOT-23		
1	1	4	$V_{OUT}$	Analog Output
2	5	2	$V_{SS}$	Negative Power Supply
3	3	1	$V_{IN^+}$	Noninverting Input
4	4	3	$V_{IN^-}$	Inverting Input
5	2	5	$V_{DD}$	Positive Power Supply

**TABLE 3-2: PIN FUNCTION TABLE – DUALS**

MCP6477	Symbol	Description
8-Lead MSOP, 8-Lead SOIC		
1	$V_{OUTA}$	Analog Output; Op Amp A
2	$V_{INA^-}$	Inverting Input; Op Amp A
3	$V_{INA^+}$	Noninverting Input; Op Amp A
4	$V_{SS}$	Negative Power Supply
5	$V_{INB^+}$	Noninverting Input; Op Amp B
6	$V_{INB^-}$	Inverting Input; Op Amp B
7	$V_{OUTB}$	Analog Output; Op Amp B
8	$V_{DD}$	Positive Power Supply

**TABLE 3-3: PIN FUNCTION TABLE – QUADS**

MCP6479	Symbol	Description
14-Lead TSSOP, 14-Lead SOIC		
1	$V_{OUTA}$	Analog Output; Op Amp A
2	$V_{INA^-}$	Inverting Input; Op Amp A
3	$V_{INA^+}$	Noninverting Input; Op Amp A
4	$V_{DD}$	Positive Power Supply
5	$V_{INB^+}$	Noninverting Input; Op Amp B
6	$V_{INB^-}$	Inverting Input; Op Amp B
7	$V_{OUTB}$	Analog Output; Op Amp B
8	$V_{OUTC}$	Analog Output; Op Amp C
9	$V_{INC^-}$	Inverting Input; Op Amp C
10	$V_{INC^+}$	Noninverting Input; Op Amp C
11	$V_{SS}$	Negative Power Supply
12	$V_{IND^+}$	Noninverting Input; Op Amp D
13	$V_{IND^-}$	Inverting Input; Op Amp D
14	$V_{OUTD}$	Analog Output; Op Amp D

# MCP6476/6R/6U/7/9

---

---

## 3.1 Analog Outputs

The analog output pins ( $V_{OUTx}$ ) are low-impedance voltage sources.

## 3.2 Analog Inputs

The noninverting and inverting inputs ( $V_{INx+}$ ,  $V_{INx-}$ ) are high-impedance CMOS inputs with low bias currents.

## 3.3 Power Supply Pins ( $V_{SS}$ , $V_{DD}$ )

The positive power supply ( $V_{DD}$ ) is 1.8V to 5.5V higher than the negative power supply ( $V_{SS}$ ). For normal operation, the other pins are at voltages between  $V_{SS}$  and  $V_{DD}$ .

Typically, these parts are used in a single (positive) supply configuration. In this case,  $V_{SS}$  is connected to ground and  $V_{DD}$  is connected to the supply.  $V_{DD}$  will need bypass capacitors.

## 4.0 APPLICATION INFORMATION

The MCP6476/6R/6U/7/9 operational amplifier is unity gain stable and suitable for a wide range of general purpose applications.

### 4.1 Rail-to-Rail Input


#### 4.1.1 PHASE REVERSAL

The MCP6476/6R/6U/7/9 op amp is designed to prevent phase reversal when the input pins exceed the supply voltages. [Figure 2-37](#) shows the input voltage exceeding the supply voltage with no phase reversal.

#### 4.1.2 INPUT VOLTAGE LIMITS

In order to prevent damage and/or improper operation of the amplifier, the circuit must limit the voltages at the input pins (see [Section 1.1 “Absolute Maximum Ratings”](#)).


The Electrostatic Discharge (ESD) protection on the inputs can be depicted as shown in [Figure 4-1](#). This structure was chosen to protect the input transistors against many, but not all, overvoltage conditions, and to minimize the Input Bias ( $I_B$ ) current.



**FIGURE 4-1:** Simplified Analog Input ESD Structures.

The input ESD diodes clamp the inputs when they try to go more than one diode drop below  $V_{SS}$ . They also clamp any voltages that go well above  $V_{DD}$ ; their breakdown voltage is high enough to allow normal operation, but not low enough to protect against slow overvoltage (beyond  $V_{DD}$ ) events. Very fast ESD events that meet the specification are limited so that damage does not occur.

In some applications, it may be necessary to prevent excessive voltages from reaching the op amp inputs. [Figure 4-2](#) shows one approach to protecting these inputs.




**FIGURE 4-2:** Protecting the Analog Inputs.

A significant amount of current can flow out of the inputs when the Common-Mode Voltage ( $V_{CM}$ ) is below ground ( $V_{SS}$ ); see [Figure 2-11](#).

#### 4.1.3 INPUT CURRENT LIMITS

In order to prevent damage and/or improper operation of the amplifier, the circuit must limit the currents into the input pins (see [Section 1.1 “Absolute Maximum Ratings”](#)).

[Figure 4-3](#) shows one approach to protecting these inputs. The resistors, R<sub>1</sub> and R<sub>2</sub>, limit the possible currents in or out of the input pins (and the ESD diodes, D<sub>1</sub> and D<sub>2</sub>). The diode currents will go through either  $V_{DD}$  or  $V_{SS}$ .



**FIGURE 4-3:** Protecting the Analog Inputs.

# MCP6476/6R/6U/7/9

## 4.1.4 NORMAL OPERATION

The input stage of the MCP6476/6R/6U/7/9 op amp uses two differential input stages in parallel. One operates at a low Common-Mode Input Voltage ( $V_{CM}$ ), while the other operates at a high  $V_{CM}$ . With this topology, the device operates with a  $V_{CM}$  up to 300 mV above  $V_{DD}$  and 300 mV below  $V_{SS}$ . The input offset voltage is measured at  $V_{CM} = V_{SS} - 0.3\text{V}$  and  $V_{DD} + 0.3\text{V}$  to ensure proper operation.

The transition between the input stages occurs when  $V_{CM}$  is near  $V_{DD} - 0.9\text{V}$  (see Figures 2-3 and 2-4). For the best distortion performance and gain linearity, with noninverting gains, avoid this region of operation.

## 4.2 Rail-to-Rail Output

The output voltage range of the MCP6476/6R/6U/7/9 op amp is 0.006V (typical) and 5.494V (typical) when  $R_L = 10\text{ k}\Omega$  is connected to  $V_{DD}/2$  and  $V_{DD} = 5.5\text{V}$ . Refer to Figures 2-16 and 2-17 for more information.

## 4.3 Start-up

The MCP6476/6R/6U/7/9 family of parts quickly controls the output when power ( $V_{DD}$ ) is initially applied to the device (start-up). Bypass capacitors are removed during the start-up testing to minimize inrush currents (see Figure 4-4). When the op amp is controlled and is off, the output impedance is high and  $V_{OUT}$  will be  $V_L$  or 1V. When the op amp turns on, the output becomes low-impedance and  $V_{OUT}$  will follow the input sine wave; this is used as the start-up time.




FIGURE 4-4: Start-up Test Circuit.

Figure 4-5 shows the input voltage (blue line) for the MCP6477 and the output voltage (black line). When power is first applied to the MCP6477, the output is turned off (Point A) and driven by the load. After 6  $\mu\text{s}$ , the output is turned on (Point B) and  $V_{OUT}$  follows the input sine wave.




FIGURE 4-5: Start-up Time Voltages.

## 4.4 Capacitive Loads

Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. While a unity gain buffer ( $G = +1\text{ V/V}$ ) is the most sensitive to the capacitive loads, all gains show the same general behavior.

When driving large capacitive loads with the MCP6476/6R/6U/7/9 op amp, a small series resistor at the output ( $R_{ISO}$  in Figure 4-6) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitance load.




FIGURE 4-6: Output Resistor,  $R_{ISO}$ , Stabilizes Large Capacitive Loads.


## 4.5 Supply Bypass

The MCP6476/6R/6U/7/9 op amp's power supply pin ( $V_{DD}$  for single-supply) should have a local bypass capacitor (i.e., 0.01  $\mu$ F to 0.1  $\mu$ F) within 2 mm for good high-frequency performance. It can use a bulk capacitor (i.e., 1  $\mu$ F or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with other analog parts.

## 4.6 PCB Surface Leakage

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is  $10^{12}\Omega$ . A 5V difference would cause 5 pA of current to flow, which is greater than the MCP6476/6R/6U/7/9's bias current at  $+25^\circ\text{C}$  ( $\pm 1 \text{ pA}$ , typical).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 4-7.




**FIGURE 4-7:** Example Guard Ring Layout for Inverting Gain.

1. Noninverting Gain and Unity Gain Buffer:
  - a) Connect the noninverting pin ( $V_{IN+}$ ) to the input with a wire that does not touch the PCB surface.
  - b) Connect the guard ring to the inverting input pin ( $V_{IN-}$ ). This biases the guard ring to the Common-mode input voltage.
2. Inverting gain and transimpedance gain amplifiers (convert current to voltage, such as photo detectors):
  - a) Connect the guard ring to the noninverting input pin ( $V_{IN+}$ ). This biases the guard ring to the same reference voltage as the op amp (e.g.,  $V_{DD}/2$  or ground).
  - b) Connect the inverting pin ( $V_{IN-}$ ) to the input with a wire that does not touch the PCB surface.

## 4.7 Unused Op Amps

An unused op amp in a dual (MCP6477) or quad (MCP6479) package should be configured as shown in Figure 4-8. These circuits prevent the output from toggling and causing crosstalk. Circuit A sets the op amp at its minimum noise gain. The resistor divider produces any desired reference voltage within the output voltage range of the op amp; the op amp buffers that reference voltage. Circuit B uses the minimum number of components.



**FIGURE 4-8:** Unused Op Amps.

## 4.8 Electromagnetic Interference Rejection Ratio (EMIRR) Definitions

The Electromagnetic Interference (EMI) is the disturbance that affects an electrical circuit due to either electromagnetic induction or electromagnetic radiation emitted from an external source.

The parameter which describes the EMI robustness of an op amp is the Electromagnetic Interference Rejection Ratio (EMIRR). It quantitatively describes the effect that an RF interfering signal has on op amp performance. Internal passive filters make EMIRR better compared with older parts. This means that with good PCB layout techniques, your EMC performance should be better.

EMIRR is defined as:

### EQUATION 4-1:

$$\text{EMIRR}(dB) = 20 \cdot \log\left(\frac{V_{RF}}{\Delta V_{OS}}\right)$$

Where:

$V_{RF}$  = Peak Amplitude of RF Interfering Signal ( $V_{PK}$ )

$\Delta V_{OS}$  = Input Offset Voltage Shift (V)

# MCP6476/6R/6U/7/9

## 4.9 Application Circuits


### 4.9.1 CARBON MONOXIDE GAS SENSOR

A Carbon Monoxide (CO) gas detector is a device that detects the presence of carbon monoxide gas. Usually this is battery powered and transmits audible and visible warnings.

The sensor responds to CO gas by reducing its resistance proportionally to the amount of CO present in the air exposed to the internal element. On the sensor module, this variable is part of a voltage divider formed by the internal element and potentiometer  $R_1$ . The output of this voltage divider is fed into the noninverting inputs of the MCP6476 op amp. The device is configured as a buffer with unity gain and is used to provide a nonloaded test point for sensor sensitivity.

Because this sensor can be corrupted by parasitic electromagnetic signals, the MCP6476 op amp can be used for conditioning this sensor.

In [Figure 4-9](#), the variable resistor is used to calibrate the sensor in different environments.




**FIGURE 4-9:** CO Gas Sensor Circuit.

### 4.9.2 PRESSURE SENSOR AMPLIFIER

The MCP6476/6R/6U/7/9 is well-suited for conditioning sensor signals in battery-powered applications. Many sensors are configured as Wheatstone bridges. Strain gauges and pressure sensors are two common examples.

[Figure 4-10](#) shows a strain gauge amplifier, using the MCP6476/6R/6U/7/9 Enhanced EMI protection device. The difference amplifier with EMI robustness op amp is used to amplify the signal from the Wheatstone bridge. The two op amps, configured as buffers and connected at the outputs of pressure sensors, prevents resistive loading of the bridge by resistors,  $R_1$  and  $R_2$ . Resistors,  $R_1$ ,  $R_2$  and  $R_3$ ,  $R_5$ , need to be chosen with very low tolerance to match the CMRR.



**FIGURE 4-10:** Pressure Sensor Amplifier.

## 5.0 DESIGN AIDS

Microchip provides the basic design tools needed for the MCP6476/6R/6U/7/9 op amp.

### 5.1 Microchip Advanced Part Selector (MAPS)

MAPS is a software tool that helps semiconductor professionals efficiently identify the Microchip devices that fit a particular design requirement. Available at no cost from the Microchip website at [www.microchip.com/maps](http://www.microchip.com/maps), MAPS is an overall selection tool for Microchip's product portfolio that includes Analog, Memory, MCUs and DSCs. Using this tool, you can define a filter to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for data sheets, purchase and sampling of Microchip parts.

### 5.2 Analog Demonstration and Evaluation Boards

Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to help you achieve faster time to market. For a complete listing of these boards and their corresponding user's guides and technical information, visit the Microchip website at [www.microchipdirect.com](http://www.microchipdirect.com).

Some boards that are especially useful are:

- MCP6XXX Amplifier Evaluation Board 2  
(P/N DS51668)
- MCP6XXX Amplifier Evaluation Board 3  
(P/N DS51673)
- 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board  
(P/N SOIC8EV)
- 5/6-Pin SOT-23 Evaluation Board  
(P/N VSUPEV2)
- 14-Pin SOIC/TSSOP/DIP Evaluation Board  
(P/N SOIC14EV)

## 5.3 Application Notes

The following Microchip Analog Design Notes and Application Notes are available on the Microchip website at [www.microchip.com/appnotes](http://www.microchip.com/appnotes), and are recommended as supplemental reference resources:

- **ADN003** – “Select the Right Operational Amplifier for your Filtering Circuits”, Microchip Technology Inc. ([DS21821](#))
- **AN722** – “Operational Amplifier Topologies and DC Specifications”, Microchip Technology Inc. ([DS00722](#))
- **AN723** – “Operational Amplifier AC Specifications and Applications”, Microchip Technology Inc. ([DS00723](#))
- **AN884** – “Driving Capacitive Loads With Op Amps”, Microchip Technology Inc. ([DS00884](#))
- **AN990** – “Analog Sensor Conditioning Circuits – An Overview”, Microchip Technology Inc. ([DS00990](#))
- **AN1177** – “Op Amp Precision Design: DC Errors”, Microchip Technology Inc. ([DS01177](#))
- **AN1228** – “Op Amp Precision Design: Random Noise”, Microchip Technology Inc. ([DS01228](#))
- **AN1258** – “Op Amp Precision Design: PCB Layout Techniques”, Microchip Technology Inc. ([DS01258](#)).

These application notes and others are listed in the design guide:

- “Signal Chain Design Guide”, Microchip Technology inc. ([DS21825](#)).

# **MCP6476/6R/6U/7/9**

---


---

**NOTES:**


## 6.0 PACKAGING INFORMATION

### 6.1 Package Marking Information


5-Lead SC70\* (MCP6476)



Example




5-Lead SOT-23\* (MCP6476/6R/6U)




Device	Marking
MCP6476	AAB3
MCP6476U	AAB4
MCP6476R	AAB5

Example



\* The MCP6476/6R/6U single package op amp is slated for future release.

8-Lead SOIC (MCP6477)



8-Lead SOIC (MCP6477)



<b>Legend:</b>	XX...X	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)
*		This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.


**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

# MCP6476/6R/6U/7/9

---

## Package Marking Information (Continued)


8-Lead MSOP (MCP6477)



Example




14-Lead SOIC (MCP6479)




Example



14-Lead TSSOP (MCP6479)




Example




## 5-Lead Plastic Small Outline Transistor (LT) [SC70]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



TOP VIEW



SIDE VIEW




END VIEW

# MCP6476/6R/6U/7/9

---

## 5-Lead Plastic Small Outline Transistor (LT) [SC70]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins		N		5
Pitch		e		0.65 BSC
Overall Height		A		0.80 - 1.10
Standoff		A1		0.00 - 0.10
Molded Package Thickness		A2		0.80 - 1.00
Overall Length		D		2.00 BSC
Overall Width		E		2.10 BSC
Molded Package Width		E1		1.25 BSC
Terminal Width		b		0.15 - 0.40
Terminal Length		L		0.10 - 0.46
Lead Thickness		c		0.08 - 0.26

### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

# MCP6476/6R/6U/7/9

## 5-Lead Plastic Small Outline Transistor (LT) [SC70]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



## RECOMMENDED LAND PATTERN

Dimension	Limits	Units MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.65	BSC	
Contact Pad Spacing	C		2.20	
Contact Pad Width	X			0.45
Contact Pad Length	Y			0.95
Distance Between Pads	G	1.25		
Distance Between Pads	Gx	0.20		

### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M



BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2061-LT Rev E

# MCP6476/6R/6U/7/9

## 5-Lead Plastic Small Outline Transistor (OT) [SOT23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-091-OT Rev F Sheet 1 of 2

# MCP6476/6R/6U/7/9

## 5-Lead Plastic Small Outline Transistor (OT) [SOT23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



VIEW A-A  
SHEET 1

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins		N		
Pitch		e		0.95 BSC
Outside lead pitch		e1		1.90 BSC
Overall Height		A		0.90 - 1.45
Molded Package Thickness		A2		0.89 - 1.30
Standoff		A1		0.15
Overall Width		E		
Molded Package Width		E1		1.60 BSC
Overall Length		D		2.90 BSC
Foot Length		L		0.30 - 0.60
Footprint		L1		0.60 REF
Foot Angle		phi		0° - 10°
Lead Thickness		c		0.08 - 0.26
Lead Width		b		0.20 - 0.51

Notes:

1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.

2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

# MCP6476/6R/6U/7/9

## 5-Lead Plastic Small Outline Transistor (OT) [SOT23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits		MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E		0.95 BSC	
Contact Pad Spacing	C		2.80	
Contact Pad Width (X5)	X			0.60
Contact Pad Length (X5)	Y			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z			3.90

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091-OT Rev F

# MCP6476/6R/6U/7/9

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing No. C04-057-SN Rev F Sheet 1 of 2

# MCP6476/6R/6U/7/9

---

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins		N		8
Pitch		e		1.27 BSC
Overall Height	A	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1	1.04 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	c	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.


5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev F Sheet 2 of 2

# MCP6476/6R/6U/7/9

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



## RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	C		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev F

# MCP6476/6R/6U/7/9

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-111C Sheet 1 of 2

# MCP6476/6R/6U/7/9

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



DETAIL C

Dimension	Limits	UNITS MILLIMETERS		
		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	e		0.65 BSC	
Overall Height	A	-	-	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	-	0.15
Overall Width	E	4.90 BSC		
Molded Package Width	E1	3.00 BSC		
Overall Length	D	3.00 BSC		
Foot Length	L	0.40	0.60	0.80
Footprint	L1	0.95 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	c	0.08	-	0.23
Lead Width	b	0.22	-	0.40

**Notes:**


1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.  
BSC: Basic Dimension. Theoretically exact value shown without tolerances.  
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

# MCP6476/6R/6U/7/9

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension		Units	MILLIMETERS		
Limits			MIN	NOM	MAX
Contact Pitch	E		0.65	BSC	
Contact Pad Spacing	C			4.40	
Overall Width	Z				5.85
Contact Pad Width (X8)	X1				0.45
Contact Pad Length (X8)	Y1				1.45
Distance Between Pads	G1	2.95			
Distance Between Pads	GX	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A

# MCP6476/6R/6U/7/9

## 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing No. C04-065-SL Rev D Sheet 1 of 2

# MCP6476/6R/6U/7/9

## 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Number of Pins	N		14		
Pitch	e		1.27	BSC	
Overall Height	A		-	-	1.75
Molded Package Thickness	A2		1.25	-	-
Standoff	§	A1	0.10	-	0.25
Overall Width	E		6.00	BSC	
Molded Package Width	E1		3.90	BSC	
Overall Length	D		8.65	BSC	
Chamfer (Optional)	h		0.25	-	0.50
Foot Length	L		0.40	-	1.27
Footprint	L1		1.04 REF		
Lead Angle	θ		0°	-	-
Foot Angle	φ		0°	-	8°
Lead Thickness	c		0.10	-	0.25
Lead Width	b		0.31	-	0.51
Mold Draft Angle Top	α		5°	-	15°
Mold Draft Angle Bottom	β		5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.


5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065-SL Rev D Sheet 2 of 2

# MCP6476/6R/6U/7/9

## 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	C		5.40	
Contact Pad Width (X14)	X			0.60
Contact Pad Length (X14)	Y			1.55

Notes:




1. Dimensioning and tolerancing per ASME Y14.5M  
BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065-SL Rev D

# MCP6476/6R/6U/7/9

## 14-Lead Thin Shrink Small Outline Package [ST] 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-087 Rev D Sheet 1 of 2

# MCP6476/6R/6U/7/9

## 14-Lead Thin Shrink Small Outline Package [ST] 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	MILLIMETERS		
	MIN	NOM	MAX
Number of Terminals	N	14	
Pitch	e	0.65 BSC	
Overall Height	A	—	1.20
Standoff	A1	0.05	—
Molded Package Thickness	A2	0.80	1.00
Overall Length	D	4.90	5.00
Overall Width	E	6.40 BSC	
Molded Package Width	E1	4.30	4.40
Terminal Width	b	0.19	—
Terminal Thickness	c	0.09	—
Terminal Length	L	0.45	0.60
Footprint	L1	1.00 REF	
Lead Bend Radius	R1	0.09	—
Lead Bend Radius	R2	0.09	—
Foot Angle	θ1	0°	8°
Mold Draft Angle	θ2	—	12° REF
Mold Draft Angle	θ3	—	12° REF

### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

# MCP6476/6R/6U/7/9

## 14-Lead Thin Shrink Small Outline Package [ST] 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



### RECOMMENDED LAND PATTERN

Dimension Limits		MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	C		5.90	
Contact Pad Width (Xnn)	X			0.45
Contact Pad Length (Xnn)	Y			1.45
Contact Pad to Contact Pad (Xnn)	G	0.20		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2087 Rev D

## APPENDIX A: REVISION HISTORY

### Revision A (September 2020)

- Original release of this document.

# **MCP6476/6R/6U/7/9**

---

---

**NOTES:**

# MCP6476/6R/6U/7/9

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] <sup>(1)</sup>	-X	/XX	Examples:
Device	Tape and Reel Option	Temperature Range	Package	
Device:	MCP6476T	Single Op Amp (Tape and Reel) (SC70, SOT-23)		a) MCP6476T-E/LT: Future Release
	MCP6476RT	Single Op Amp (Tape and Reel) (SOT-23)		b) MCP6476T-E/OT: Future Release
	MCP6476UT	Single Op Amp (Tape and Reel) (SOT-23)		c) MCP6476RT-E/OT: Future Release
	MCP6477	Dual Op Amp		d) MCP6476UT-E/OT: Future Release
	MCP6477T	Dual Op Amp (Tape and Reel for SOIC, MSOP)		a) MCP6477-E/SN: Extended Temperature, 8-Lead SOIC Package
	MCP6479	Quad Op Amp		b) MCP6477-E/MS: Extended Temperature, 8-Lead MSOP Package
	MCP6479T	Quad Op Amp (Tape and Reel for TSSOP and SOIC)		c) MCP6477T-E/SN: Tape and Reel, Extended Temperature, 8-Lead SOIC Package
Temperature Range:	E	= -40°C to +125°C		d) MCP6477T-E/MS: Tape and Reel, Extended Temperature, 8-Lead MSOP Package
Package:	LT	= Plastic Package (SC70), 5-Lead (MCP6476 only)		a) MCP6479-E/ST: Extended Temperature, 14-Lead TSSOP Package
	OT	= Plastic Small Outline transistor (SOT-23), 5-Lead (MCP6476 only)		b) MCP6479-E/SL: Extended Temperature, 14-Lead SOIC Package
	SN	= Plastic Small Outline, (3.90 mm), 8-Lead (MCP6477 only)		c) MCP6479T-E/ST: Tape and Reel, Extended Temperature, 14-Lead TSSOP Package
	MS	= Plastic MSOP, 8-Lead (MCP6477 only)		d) MCP6479T-E/SL: Tape and Reel, Extended Temperature, 14-Lead SOIC Package
	ST	= Plastic Thin Shrink Small Outline (4.4 mm), 14-Lead (MCP6479 only)		
	SL	= Plastic Small Outline, (3.90 mm), 14-Lead (MCP6479 only)		

**Note 1:** The Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

# **MCP6476/6R/6U/7/9**

---

---

**NOTES:**

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
  - Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
  - There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
  - Microchip is willing to work with any customer who is concerned about the integrity of its code.
  - Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
- 

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoQ, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyLN, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).

ISBN: 978-1-5224-6840-0



**MICROCHIP**

## Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<b>Corporate Office</b> 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: <a href="http://www.microchip.com/support">http://www.microchip.com/support</a> Web Address: <a href="http://www.microchip.com">www.microchip.com</a>	<b>Australia - Sydney</b> Tel: 61-2-9868-6733 <b>China - Beijing</b> Tel: 86-10-8569-7000 <b>China - Chengdu</b> Tel: 86-28-8665-5511 <b>China - Chongqing</b> Tel: 86-23-8980-9588 <b>China - Dongguan</b> Tel: 86-769-8702-9880 <b>China - Guangzhou</b> Tel: 86-20-8755-8029 <b>China - Hangzhou</b> Tel: 86-571-8792-8115 <b>China - Hong Kong SAR</b> Tel: 852-2943-5100 <b>China - Nanjing</b> Tel: 86-25-8473-2460 <b>China - Qingdao</b> Tel: 86-532-8502-7355 <b>China - Shanghai</b> Tel: 86-21-3326-8000 <b>China - Shenyang</b> Tel: 86-24-2334-2829 <b>China - Shenzhen</b> Tel: 86-755-8864-2200 <b>China - Suzhou</b> Tel: 86-186-6233-1526 <b>China - Wuhan</b> Tel: 86-27-5980-5300 <b>China - Xian</b> Tel: 86-29-8833-7252 <b>China - Xiamen</b> Tel: 86-592-2388138 <b>China - Zhuhai</b> Tel: 86-756-3210040	<b>India - Bangalore</b> Tel: 91-80-3090-4444 <b>India - New Delhi</b> Tel: 91-11-4160-8631 <b>India - Pune</b> Tel: 91-20-4121-0141 <b>Japan - Osaka</b> Tel: 81-6-6152-7160 <b>Japan - Tokyo</b> Tel: 81-3-6880- 3770 <b>Korea - Daegu</b> Tel: 82-53-744-4301 <b>Korea - Seoul</b> Tel: 82-2-554-7200 <b>Malaysia - Kuala Lumpur</b> Tel: 60-3-7651-7906 <b>Malaysia - Penang</b> Tel: 60-4-227-8870 <b>Philippines - Manila</b> Tel: 63-2-634-9065 <b>Singapore</b> Tel: 65-6334-8870 <b>Taiwan - Hsin Chu</b> Tel: 886-3-577-8366 <b>Taiwan - Kaohsiung</b> Tel: 886-7-213-7830 <b>Taiwan - Taipei</b> Tel: 886-2-2508-8600 <b>Thailand - Bangkok</b> Tel: 66-2-694-1351 <b>Vietnam - Ho Chi Minh</b> Tel: 84-28-5448-2100	<b>Austria - Wels</b> Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 <b>Denmark - Copenhagen</b> Tel: 45-4485-5910 Fax: 45-4485-2829 <b>Finland - Espoo</b> Tel: 358-9-4520-820 <b>France - Paris</b> Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 <b>Germany - Garching</b> Tel: 49-8931-9700 <b>Germany - Haan</b> Tel: 49-2129-3766400 <b>Germany - Heilbronn</b> Tel: 49-7131-72400 <b>Germany - Karlsruhe</b> Tel: 49-721-625370 <b>Germany - Munich</b> Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 <b>Germany - Rosenheim</b> Tel: 49-8031-354-560 <b>Israel - Ra'anana</b> Tel: 972-9-744-7705 <b>Italy - Milan</b> Tel: 39-0331-742611 Fax: 39-0331-466781 <b>Italy - Padova</b> Tel: 39-049-7625286 <b>Netherlands - Drunen</b> Tel: 31-416-690399 Fax: 31-416-690340 <b>Norway - Trondheim</b> Tel: 47-7288-4388 <b>Poland - Warsaw</b> Tel: 48-22-3325737 <b>Romania - Bucharest</b> Tel: 40-21-407-87-50 <b>Spain - Madrid</b> Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 <b>Sweden - Gothenberg</b> Tel: 46-31-704-60-40 <b>Sweden - Stockholm</b> Tel: 46-8-5090-4654 <b>UK - Wokingham</b> Tel: 44-118-921-5800 Fax: 44-118-921-5820