

| Instruction | Fetch Inst (T0)         | T1   | T2  | T3   | T4                       | T5                       | T6 |  |
|-------------|-------------------------|--|---|--|--------------------------|--------------------------|----|--|
| mv Rx, Ry   | ld_ir = 1<br>pc_inc = 1 | Rout = Yreg<br>Rin = Xreg<br>ld_addr = 1                 | o_mem_rd = 1<br>done = 1  |  |                          |                          |    |  |
| add         | ld_ir = 1<br>pc_inc = 1 | (put Rx in A)<br>Rout = Xreg<br>Ain = 1                  | (put Ry on bus and add)<br>Rout = Yreg<br>addsub = 0<br>Gin = 1 | (put g in rx)<br>gout = 1<br>rin = xreg<br>ldnz = 1<br>wr = 0<br>ld_addr = 1 | o_mem_rd = 1<br>done = 1 |                          |    |  |
| sub         | ld_ir = 1<br>pc_inc = 1 | (put Rx in A)<br>Rout = Xreg<br>Ain = 1                  | (put Ry on bus and add)<br>Rout = Yreg<br>addsub = 1<br>Gin = 1 | (put g in rx)<br>gout = 1<br>ldnz = 1<br>rin = xreg<br>wr = 0<br>ld_addr = 1 | o_mem_rd = 1<br>done = 1 |                          |    |  |
| cmp         | ld_ir = 1<br>pc_inc = 1 | (put Rx in A)<br>Rout = Xreg<br>Ain = 1                  | (put Ry on bus and add)<br>Rout = Yreg<br>addsub = 1<br>Gin = 1 | (put g on bus)<br>gout = 1<br>ldnz = 1<br>wr = 0<br>ld_addr = 1              | o_mem_rd = 1<br>done = 1 |                          |    |  |
| ld          | ld_ir = 1<br>pc_inc = 1 | (put ry in addr)<br>Rout = Yreg<br>wr = 1<br>ld_addr = 1 | wait 1 cycle to synch<br>o_mem_rd = 1                           | sel = 0<br>(rout = 0)<br>rin = xreg<br>done = 1<br>wr = 0<br>ld_addr = 1     | o_mem_rd = 1<br>done = 1 |                          |    |  |
| st          | ld_ir = 1<br>pc_inc = 1 | (put ry in addr)<br>Rout = Yreg<br>wr = 1<br>ld_addr = 1 | (put rx in data)<br>Rout = Xreg<br>wr = 1<br>ld_data = 1        | o_mem_wr = 1   | wr = 0<br>ld_addr = 1    | o_mem_rd = 1<br>done = 1 |    |  |
| mvi         | ld_ir = 1<br>pc_inc = 1 | s8out = 1<br>rin = xreg<br>wr = 0<br>ld_addr = 1         | o_mem_rd = 1<br>done = 1  |  |                          |                          |    |  |

| Instruction | Fetch Inst (T0)         | T1   | T2  | T3   | T4   | T5                       | T6 |  |
|-------------|-------------------------|--|---|--|--|--------------------------|----|--|
| addi        | ld_ir = 1<br>pc_inc = 1 | rout = xreg<br>ain = 1                                     | s8out = 1<br>gin = 1                                  | (put g in rx)<br>gout = 1<br>rin = xreg<br>ldnz = 1<br>wr = 0<br>ld_addr = 1 | o_mem_rd = 1<br>done = 1                     |                          |    |  |
| subi        | ld_ir = 1<br>pc_inc = 1 | rout = xreg<br>ain = 1                                     | s8out = 1<br>addsub = 1<br>gin = 1                    | (put g in rx)<br>gout = 1<br>rin = xreg<br>ldnz = 1<br>wr = 0<br>ld_addr = 1 | o_mem_rd = 1<br>done = 1                     |                          |    |  |
| cmpi        | ld_ir = 1<br>pc_inc = 1 | rout = xreg<br>addsub = 1<br>ain = 1                       | s8out = 1<br>addsub = 1<br>gin = 1                    | gout = 1<br>ldnz = 1<br>done = 1<br>ld_addr = 1                              | o_mem_rd = 1<br>done = 1                     |                          |    |  |
| mvhi        | ld_ir = 1<br>pc_inc = 1 | 8out = 1<br>rin = xreg<br>wr = 0<br>ld_addr = 1            | o_mem_rd = 1<br>done = 1                              |  |  |                          |    |  |
| jr          | ld_ir = 1<br>pc_inc = 1 | (put rx on buswire)<br>rout = xreg<br>ld_pc = 1            | (put pc on buswire and read)<br>wr = 0<br>ld_addr = 1 | o_mem_rd = 1<br>done = 1   |  |                          |    |  |
| jzr         | ld_ir = 1<br>pc_inc = 1 | if (z)<br>rout = xreg<br>ld_pc = 1<br>else, ld_addr        | if (z)<br>ld<br>else rd pc and done                   |  |  |                          |    |  |
| jnr         | ld_ir = 1<br>pc_inc = 1 | if (n)<br>rout = xreg<br>ld_pc = 1<br>else, rd pc and done |   |  |  |                          |    |  |
| callr       | ld_ir = 1<br>pc_inc = 1 | pc_out = 1<br>rin = 00000001<br>ldpc7 = 1                  | rout = rx<br>ld_pc = 1                                | (put pc on buswire and read)<br>wr = 0<br>ld_addr = 1                        | o_mem_rd = 1<br>done = 1                     |                          |    |  |
| j           | ld_ir = 1<br>pc_inc = 1 | put sext11 in A<br>s11out = 1<br>ain = 1                   | put PC and add<br>pcout = 1<br>addsub = 0<br>gin = 1  | put g in pc<br>gout = 1<br>ld_pc = 1   | (put pc on buswire)<br>wr = 0<br>ld_addr = 1 | o_mem_rd = 1<br>done = 1 |    |  |
| jz          | ld_ir = 1<br>pc_inc = 1 | if (z) do above<br>else ld_addr                            | if (z) do above<br>else done and o_mem_addr           |  |  |                          |    |  |

| Instruction | Fetch Inst (T0)         | T1  | T2                                       | T3   | T4                                   | T5   | T6   |  |
|-------------|-------------------------|---|--|--|--------------------------------------|--|--|--|
| jn          | ld_ir = 1<br>pc_inc = 1 | if (n) do above                           |  |  |                                      |  |  |  |
| call        | ld_ir = 1<br>pc_inc = 1 | pc_out = 1<br>rin = 00000001<br>ldpc7 = 1 | put sext11 in A<br>s11out = 1<br>ain = 1 | put PC and add<br>pcout = 1<br>addsub = 0<br>gin = 1 | put g in pc<br>gout = 1<br>ld_pc = 1 | (put pc on buswire)<br>wr = 0<br>ld_addr = 1 | (put pc on buswire and read)<br>done = 1<br>o_mem_rd = 1 |  |