Engineering Manual

for the

Sun-2/120 Memory Board

Sun Microsystems, Inc., 2550 Garcia Avenue Mountain View California 94043 (415) 960-3300

Trademarks

Multibus® is a registered trademark of Intel Corporation.

Ethernet® is a registered trademark of Xerox Corporation.

UNIX[®] is a trademark of Bell Laboratories.

Sun Workstation[®] is a registered trademark of Sun Microsystems, Incorporated.

Sun-2/120[®], Sun-2/170[®] and DVMA[®]

are trademarks of Sun Microsystems, Incorporated.

Copyright • 1984 by Sun Microsystems.

This publication is protected by Federal Copyright Law, with all rights reserved. No part of this publication may be reproduced, stored in a retrieval system, translated, transcribed, or transmitted, in any form, or by any means manual, electric, electronic, electro-magnetic, mechanical, chemical, optical, or otherwise, without prior explicit written permission from Sun Microsystems.

Revision History

Revision	Date	Comments
50	28 September 1984	First release of this Theory of Operation Manual.
	·	
	·	
:		

Contents

Chapter 1 Sun-2 One-Megabyte Memory Board	1-1
Appendix A Memory Board Schematics	A-1

Contents

Chapter 1 Sun-2 One-Megabyte Memory Board	
1.1. Functional Description	
1.1.1. Address Bit Assignments	
1.2. Block Diagram	
1.2.1. Memory Array	
1.2.2. Row and Column Address Path	
1.2.3. Board Select Logic	
1.2.4. Data Buffer Control	
1.2.5. Data Paths	
1.2.6. Write Strobes	
1.2.7. RAS Generator	
1.3. Timing Information	
1.3.1. Timing Diagram	

Figures

Figure 1-1	Memory Address Usage	1-1
Figure 1-2	Memory Board Block Diagram	1-2
Figure 1-3	Memory Typical Timing Information	1-5

Tables

Table 1-1	RAS Function	Table	 1-4	1

Preface

Purpose and Audience

The purpose of this manual is to enable Sun customers and licensors of the Sun Workstation design to understand the memory board. Licensors of the Sun Workstation design should use this manual to aid them in modifying the memory board design.

Organization

This manual provides a memory board overview and block diagram, the Theory of Operation for the memory board, and relevant timing information. Memory board diagnostics are also included in this manual.

At the end of this manual, we have supplied a reader comment form. Please use the comment form to list errors and omissions. Your responses help a great deal in our efforts to keep our documentation up to date.

Notations Used In This Manual

When possible, the schematics were drawn to standard drafting conventions. Signal flow is shown from left to right, and top to bottom. Connected sections of the design are logically grouped together, as much as the available space allows.

Conventions used for hardware signal names in this manual are:

- Both active-high and active-low signals are used. A signal name that is followed by a minus sign (-) indicates that the signal is active LOW (<0.4V). For example, the Column Address Strobe, M.CASO-, is such a low-active signal.
- A signal that is **not** followed by a minus sign is understood to be a HIGH active signal (>2.0V). An example of such a signal would be the parity error signal, PARERR.
- For signals with multiple meanings or synonyms, the signal names are listed as separated by a slash (/). An example of this would be the on-board, memory expansion select signal, PM.OB-/P2. A high signal is understood to be an assertion of the P2 bus, while a low signal is an assertion of on-board status.
- Bus signals are indicated by a common prefix followed by a number. For example, a 16-bit data bus might be labelled D0, D1, D2, and so on until D15.
- A group of signals that is part of a signal vector is denoted by a common prefix separated from its suffix by a period. For example, all P1 signals start with the prefix "P1.", and P1 bus address signals are P1.A00, P1.A01, etc.
- Connector signals are distinguished by a suffix of "[]" with an optional string enclosed inside the square brackets identifying the connector name.

Components

Components in the schematics are identified by component name (this is also referred to as the "body name" in the wirelist). Components are named according to their generic or industry standard names. The way the components are drawn reflects their circuit function rather than the manufacturer's definition.

Each component carries a location label identifying its component type and approximate location in the schematics. Location labels consist of a letter followed by three digits. For instance, U300 is a DIP positioned on page three of the schematics.

The letter stands for the type of component, and is one of the following:

Letter	Component Type
С	Standard Capacitor
D	Diode
K	Electrolytic Capacitor
L	Inductor
X	Decoupling Capacitor
J	Jumper or Connector
R	Resistor
S	Single-in-Line Component
U	Dual-in-Line Component
PL	Programmable Logic Array

Programmable logic components, such as PALs and PROMs, are described in a high-level functional language from which they are translated automatically into the bit patterns for programming. Programmable logic elements are identified by name.

Chapter 1

Sun-2 One-Megabyte Memory Board

This manual describes the theory of operation of the one-megabyte memory board for the Sun-2 architecture machines. The main features are:

- one megabyte of dynamic RAM on one board
- no-wait-state operation with Sun-2 CPU
- byte-parity-error detection
- Multibus (IEEE-796 bus)-compatible sized board
- 5-Volt-only operation
- low-power operation

1.1. Functional Description

This section describes the operation of the Sun-2 one-megabyte memory board. You should be familiar with the Sun-2 CPU operation and backplane. For your convenience, a copy of the memory board schematics is included as an Appendix to refer to as you are reading this manual.

1.1.1. Address Bit Assignments

The various translated and non-translated address bits from the Sun-2 CPU are used as follows:

Figure 1-1: Memory Address Usage


1		MA22		HA18		PA	<u> </u>	MA	16	- MA	11		PA	HA			PA	.08	- PA	01	_	_	1
1	22	21	20	19	18	09	16	15	14	13	12	11	10	17	08	07	06	05	04	03	02	01	00
		Board Select		D	CAS ecodiz	Æ			C	oluma	Addn	:50				-		Row A	lddres	,			aot avail- able

Note: PAO9 is also the low-power bank-select bit

The row address is composed of untranslated address bits PA01 - PA08. Untranslated bits are used to avoid memory management delays (MA bits). Since these bits arrive before MA20 - MA22, which do board selection, all RAM boards will receive a row address strobe with the row address which will cause the RAMs to consume large amounts of power. In order to minimize power consumption, untranslated bit PA9 is used to select one of two 512K byte banks of each board so that only half of the RAMs are active.

The column address is composed of PA10 and MA11 - MA17. Note that MA17 is swapped with PA9. In addition to being used for low power bank selection, PA9 is used with MA18 and MA19 to decode one out of eight column address strobes.

.2. Block Diagram



1.2.1. Memory Array

The memory is arranged as eight rows of eighteen bits. Nine bits form the upper byte and parity bit (X.108:15, X.IU, M.008:15, M.OU), and the other nine form the lower byte and parity bit (X.100:07, X.IL, M.000:07, M.OL). The eight rows are separated into two banks — the odd rows in the odd bank and the even rows in the even bank. This is due to the low power feature where only half of the array gets a RAS and consumes large quantities of electrons.

1.2.2. Row and Column Address Path

The row and column addresses are multiplexed onto the P2.A01:08 bus by the CPU with row address followed by column address. The address is received by buffer U1118 and is then distributed to eight additional buffers, one set per row. U1118 is required to reduce loading on the P2 bus. One set of buffers per row is used to minimize memory access time skew by reducing the RAM input capacitance each buffer must drive. By limiting the number of RAMs driven by a buffer to 18, the variability of input capacitance becomes negligible which stabilizes access times.

1.2.3. Board Select Logic

P2.A20:22 are decoded by U1114 into eight signals: one per megabyte of memory space. Dipswitch U1115 selects one of the eight decoded signals. The selected signal is the megabyte range for which the board will be active. This board select signal (M.SEL-) will persist beyond the end of a memory cycle so P2.RAS- is used to terminate the board select function.

1.2.4. Data Buffer Control

There are read and write buffers that connect the memory array with the P2 bus. U1117 is used to select which set of buffers is enabled. M.SEL— and P2.CAS— enable the buffers only if the board is selected and only during the CAS part of the memory cycle. P2.R/W— then selects whether the read or write buffers are to be enabled.

1.2.5. Data Paths

There are two data buses, the data and parity IN bus (XIO0:15, XIL, XIU) and the data and parity OUT bus (M.000:15, M.OL, M.OU). The two buses are required because late writes are done to the board. The data out buffer of the dynamic RAM chip becomes active during late writes so the buses are separate to avoid bus conflict. Separate buses also allows for READ-MODIFY-WRITE cycles.

1.2.6. Write Strobes

Write strobes are generated on an upper- and lower-byte basis. U1110 generates the lower byte write strobes when M.WRITESEL- and P2.WEL- are both low. U1111 generates the upper byte write strobes in a similar manner. Note that data will be written into a particular dynamic RAM only when RAS, CAS, and the write strobe are all active.

1.2.7. RAS Generator

U1112, 1113, and 1119 generate the RAS signals during memory accesses and refresh operations. For memory cycles, P2.A09 selects the odd or even bank and P2.RAS—enables the M.RAS outputs for the selected bank. P2.REFR—will cause all eight M.RAS outputs to go active during refresh operations. A function table for U1112 is included to aid in your understanding.

Table 1-1: RAS Function Table

	P2			Men	nory		Meaning
P 2 R A S -	P 2 A 0 9	P 2 R E F R	M R A S O	M R A S 1		M R A S 3	
H L L	X L H X	X H H L	H H L L	H L H L	H H L L	H L H · L	outputs forced high: no cycle B inputs selected: odd bank A inputs selected: even bank A and B inputs all high so all outputs low independent of P2.A09: refresh cycle

1.3. Timing Information

A typical timing diagram is provided. Actual times depend on when address strobe is issued by the 68010, the rise and fall times of the RAS and CAS signals, and the row and column access times. This diagram is intended to give the reader an idea of the timing relationships of the various memory board signals.

1.3.1. Timing Diagram







Figure 1-3: Memory Typical Timing Information


Appendix A


Memory Board Schematics














Δ.

GERSS

BPL=0

READER COMMENT SHEET

products. To this end, we solicit your com	sh to provide the best possible documentation for our nents on this manual. We would appreciate your tel- nanual, and about any material which you feel should

Typographical Errors:

Please list typographical errors by page number and actual text of the error.

Technical Errors:

Please list errors of fact by page number and actual text of the error.

Content:

Please list errors of fact by page number and actual text of the error.

Content:

Did this guide meet your needs? If not, please indicate what you think should be added or deleted in order to do so. Please comment on any material which you feel should be present but is not. Is there material which is in other manuals, but would be more convenient if it were in this manual?

Layout and Style:

Did you find the organization of this guide useful? If not, how would you rearrange things? Do you find the style of this manual pleasing or irritating? What would you like to see different?