Cheatsheet External Interrupts

DI(FH) Andreas Pötscher, HTL Litec

EICRA EICRB

 $External\ Interrupt\ Controll\ Register\ A\ B$

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|-------|
| EICRA: | ISC31 | ISC30 | ISC21 | ISC20 | ISC11 | ISC10 | ISC01 | ISC00 |
| | | | | | | | | |
| $\overline{ m Bit}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EICRB: | ISC71 | ISC70 | ISC61 | ISC60 | ISC51 | ISC50 | ISC41 | ISC40 |

ISCn1 ISCn0

Interrupt Source Control

| $\overline{	ext{Bit}}$ | Bit | |
|------------------------|-------|---|
| ISCn1 | ISCn0 | Bedeutung: |
| 0 | 0 | Low-Level: Der Low-Pegel am Pin INTn erzeugt den Interrupt (level-triggered Interrupt). |
| 0 | 1 | Any Edge: Sowohl eine steigende als auch eine fallende Flanke am Pin INTn erzeugen einen Interrupt. |
| 1 | 0 | Falling edge: Die fallende Flanke am Pin INTn erzeugt einen Interrupt |
| 1 | 1 | Rising edge: Die steigende Flanke am Pin INTn erzeugt einen Interrupt. |

EIMSK

 $External\ Interrupt\ Mask\ Register$

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|------|------|------|------|------|------|------|------|
| EIMSK: | INT7 | INT6 | INT5 | INT4 | INT3 | INT2 | INT1 | INT0 |



INTn

- ullet 1 aktiviert den externen Interrupt
- $\bullet~0$ deaktiviert den externen Interrupt

Interrupt Vektor

INT0_vect, INT1_vect, INT2_vect,

27. März 2025