# 洲沙大学实验报告

课程名称: <u>电路与电子技术实验 II</u>

指导老师: 张伟

实验名称: 步进电机脉冲分配器

同组学生:

专业: 电子信息工程

姓名: 学号:

地点: 紫金港东三 406

日期: 2024年6月10日

# 1 实验目的


1. 学会使用 VHDL 语言描述复杂逻辑电路——步进电机脉冲分配器。

- 2. 掌握步进电机脉冲分配器的工作原理。
- 3. 掌握步进电机脉冲分配器的设计方法。

# 2 实验原理

# 2.1 步进电机脉冲分配器

电路的状态转移图为:



在上图的基础上设计脉冲分配器

## 2.2 程序流程分析

设计基本程序流程如下所示,完成以下基本功能:

- 1. 频率改变从 1Hz 99Hz
- 2. 正转、反转
- 3. 基本的脉冲分配器功能




图 1: 程序流程图

### 2.3 程序设计

#### 2.3.1 2Hz 脉冲产生程序

```
entity clk2hz is
                                                signal tmp : std_logic;
                                                                                                        tmp <= '1';
    port(
                                            begin
                                                                                                     else
        clk: in std_logic;
                                                process(clk,tmp)
                                                                                                        cout := 0;
                                                    variable cout : integer := 0;
        clock2hz : out std logic
                                                                                                     end if:
   );
                                                begin
                                                                                                 end if:
end clk2hz;
                                                    if rising\_edge(clk) then
                                                                                             end process;
                                                                                             clock2hz <= tmp;
                                                    cout := cout + 1;
architecture Behavioral of clk2hz is
                                                        if cout \le m then
                                                                                         end Behavioral;
   constant m : integer :=
                                                            tmp \ll 0;
         12500000;
                                                        elsif cout < m*2 then
```

## 2.4 1-99Hz 脉冲产生程序

```
entity Freqg is
                                               PORT(
                                                                                       u1 : KeyInput port map (
                                                                                            clk2Hz => clock2hz, key0
       port(
                                                   clk2Hz: IN STD_LOGIC;
                                                   key0: IN STD_LOGIC;
          clk50m : in std_logic; -- 50
                                                                                             => \text{key0}, \text{key1} => \text{key1},
               MHz时钟输入
                                                   key1: IN STD_LOGIC;
                                                                                            q0 => q00, q1 => q11);
           key0: in STD_LOGIC;
                                                   q0: OUT
                                                                                       q0 < =q00;
                增加信号输入
                                                        STD_LOGIC_VECTOR37
                                                                                           q1 < = q11;
          key1: in STD LOGIC; --
                                                        (3 DOWNTO 0); -
                                                                                           process(kev0,kev1)
                减小信号输入
                                                        个位数码管显示
                                                                                           输入数据进制转换 -
                                                   q1: OUT
          q0: out
                                                                                       begin
                                                        {\tt STD\_LOGIC\_VECTOR41}
                                                                                           if key0 = '1' and key1 = '1'
                STD_LOGIC_VECTOR
                (3 DOWNTO 0); -
                                                        (3 DOWNTO 0)
                                                                                                then
                个位数码管显示
                                                        十位数数码管显示
                                                                                              q2(3 \text{ downto } 0) \le q00;
          q1: out
                                                                                              q3(4 \text{ downto } 1) \le q11;
                                               ):
                                               end COMPONENT;
                STD\_LOGIC\_VECTOR_{27}
                                                                                              q4(6 \text{ downto } 3) \le q11;
                (3 DOWNTO 0); --
                                                                                              q5 <= q2+q3+q4;
                                                                                              k \le 25000000/
                十位数码管显示
                                               signal clock2hz : std_logic;
8
           freq : out std_logic
                                       30
                                               signal q2,q3,q4,q5:
                                                                                                   conv_integer(q5);
                                                    std_logic_vector(7 downto
       );
                                                                                           end if;
   end Freqg;
                                                     0) := "000000000";
                                                                                       end process:
                                                   signal q00,q11:
                                                                                          产生1-99Hz的脉冲 ----
   architecture Behavioral of Freqg is
                                                                                       process(clk50m)
                                                        std_logic_vector(3
       COMPONENT clk2hz
                                                        downto 0);
                                                                                       variable cout: integer := 0;
          port(
                                               signal k : integer range 0 to
                                                    25000000:
                                                                                         ---略-
              clk: in std logic;
              clock2hz : out std logic
                                                                                       end process;
                                           begin
                                               u0 : clk2hz port map (clk =>
                                                                                    end Behavioral;
          );
       end COMPONENT;
                                                    clk50m, clock2hz =>
       COMPONENT KeyInput
                                                    clock2hz);
```

#### 2.4.1 脉冲分配器

```
entity PulseAssign is
                                           end PulseAssign;
                                                                                               if rising_edge(freq) then
                                           architecture Behavioral of
                                                                                                   qa \le not((sw1 x and
   port(
       freq: in std_logic;
                                                 PulseAssign is
                                                                                                         qb) or ((not sw1_x
                                                signal qa: std_logic :='1';
                                                                                                         ) and qc));
       sw1\_x: in\ std\_logic;
       sw0_x : in std_logic;
                                                   signal qb,qc : std_logic
                                                                                                   qb \le not((sw1_x and
       A : out std_logic;
                                                        :='0';
                                                                                                         qc) or ((not sw1_x
       B: out std_logic;
                                           begin
                                                                                                         ) and qa));
       C: out std logic
                                               process(freq)
                                                                                                   qc \le not((sw1_x and
   );
                                               begin
                                                                                                         qa) or ((not sw1_x
```

#### 2.4.2 主程序

```
STD_LOGIC_VECTOR begin
    entity Motor is
                                                              (3 DOWNTO 0);
                                                                                           Freqg1: Freqg PORT MAP(
       port(
                                                                                              clk50m = > clk50m,
           clk50m : in std logic;
                                                        freq: out std logic
           key0,key1: in std_logic;
                                                                                              key0 => key0,
                                                    );
                                                 END COMPONENT;
           sw0,sw1: in std_logic;
                                                                                              \text{key}1 => \text{key}1,
           A : out std_logic;
                                                 COMPONENT PulseAssign
                                                                                              \mathbf{q}0 => \mathbf{q}0,
           B: out std_logic;
                                                                                              q1 => q1,
           C : out std_logic;
                                                    freq: in std_logic;
                                                                                              freq => freq_in
9
           freq : out std_logic;
                                                    sw1_x : in std_logic;
                                                                                          );
                                                                                           PulseAssign1: PulseAssign
           seg\_dis\_q1 : OUT
                                                    sw0_x : in std_logic;
                STD_LOGIC_VECTOR31
                                                                                                PORT MAP(
                                                    A : out std_logic;
                                                                                              freq => freq_in,
                (6 DOWNTO 0);
                                                    B: out std_logic;
           seg\_dis\_q0 : OUT
                                                    C: \mathbf{out} \ \mathbf{std} \underline{\hspace{0.1cm}} \mathbf{logic}
                                                                                              sw1\_x => sw1,
                STD_LOGIC_VECTOR34
                                                                                              sw0_x => sw0,
                (6 DOWNTO 0)
                                                 end COMPONENT;
                                                                                              A => A,
                                                 COMPONENT hex7seg
                                                                                              B => B.
       );
                                                    PORT(
                                                                                              C => C
    end Motor;
                                                        data\_in:IN
                                                                                           );
    architecture Behavioral of Motor is
                                                             STD_LOGIC_VECTOR
                                                                                           hex7seg1: hex7seg PORT MAP(
       COMPONENT Freqg
                                                             (3 DOWNTO 0);
                                                                                              data_in => q0,
           PORT(
                                                        seg dis: OUT
                                                                                              seg\_dis => seg\_dis\_q0
              clk50m : in std_logic;
                                                             STD_LOGIC_VECTOR
                                                                                           );
              key0: in STD_LOGIC;
                                                              (6 DOWNTO 0)
                                                                                           hex7seg2: hex7seg PORT MAP(
              key1: in STD_LOGIC;
                                        40
                                                    );
                                                                                              data_in => q1,
              q0: out
                                                 end COMPONENT;
                                                                                              seg\_dis => seg\_dis\_q1
                    STD_LOGIC_VECTOR
                                                 signal q0,q1 : std_logic_vector(3
                                                                                           );
                    (3 DOWNTO 0);
                                                       DOWNTO 0);
                                                                                           freq<=freq_in;
                                                                                       end Behavioral;
              q1: out
                                                 signal freq_in : std_logic;
```

其他部分程序略。

# 3 实验过程与结果

#### 1. 创建工程文件



图 2: 创建工程文件结果图

- 2. 添加源文件
- 3. 编译,得到基本结构如下图所示





图 3: 编译结果

# 4. 下载到 FPGA 板上,实验效果如下图所示



(c) CHA-CHB, 正转结果, 输入频率: 60Hz

(d) CHA-CHB, 正转结果, 输入频率: 90Hz

图 4: 实验结果