# 浙江大学实验报告

课程名称: <u>电路与电子技术实验 II</u>

指导老师: 张伟

同组学生:

专业: 电子信息工程

姓名**:** 学号:

地点: <u>紫金港东三 406</u> 日期: 2024 年 6 月 2 日

## 1 实验目的

实验名称:

- 1. 学会使用 VHDL 语言描述数字电路;
- 2. 学会使用 FPGA 编写基本数字电路;
- 3. 掌握 Quartus 软件的基本用法。

## 2 实验原理

## 2.1 1Hz 时钟信号的产生

```
1 --clk1hz.vhd--
                                                  {\rm constant}\ m: {\rm integer}:=
                                                                                                        tmp <= '0';
2 library IEEE;
                                                        25000000; -- 50MHz
                                                                                                    elsif cout < m*2 then
   use IEEE.std logic 1164.ALL;
                                                                                                        tmp <= '1';
   --实体定义--
                                                  {\bf signal\ tmp:std\_logic;}
                                                                                                    else
   entity clk1hz is
                                              begin
                                                                                                        cout := 0;
                                                   --时序定义需用process--
       port(
                                                                                                    end if:
           clk: in std_logic;
                                                  process(clk,tmp)
                                                                                                 end if;
           clock1hz: out\ std\_logic
                                                     variable cout : integer := 0;
                                                                                             end process;
       );
                                                                                             clock1hz \le tmp;
                                                  begin
   end clk1hz;
                                                     if rising_edge(clk) then
                                                                                         end Behavioral;
                                                             cout := cout + 1:
   architecture Behavioral of clk1hz is
                                                         if cout <= m then
```

#### 2.2 7 位数码管

```
1 —hex7seg.vhd—
                                                                      when "0001" => seg_dis <= "1111001"; --1
   LIBRARY IEEE;
                                                                      when "0010" => seg_dis <= "0100100"; --2
   USE IEEE.STD_LOGIC_1164.ALL;
                                                                      when "0011" => seg_dis <= "0110000"; --3
                                                                      when "0100" => seg dis \leq "0011001"; --4
   ENTITY hex7seg IS
                                                                      when "0101" => seg_dis <= "0010010"; --5
      PORT(
                                                                      when "0110" => seg_dis <= "0000010"; --6
         data\_in: {\color{red}IN~STD\_LOGIC\_VECTOR}(3
                                                                      when "0111" => seg_dis <= "1111000"; --7
              DOWNTO 0);
                                                                      when "1000" => seg_dis <= "00000000"; --8
         seg\_dis: OUT\ STD\_LOGIC\_VECTOR(6
                                                                      when "1001" => seg_dis <= "0010000"; --9
              DOWNTO 0)
                                                                      when "1010" => seg_dis <= "0001000"; --A
      );
                                                                      when "1011" => seg dis <= "0000011"; --B
   END hex7seg;
                                                                      when "1100" => seg_dis <= "1000110"; --C
                                                                      when "1101" => seg_dis <= "0100001"; --D
   ARCHITECTURE Behavioral OF hex7seg IS
                                                                      when "1110" => seg_dis <= "0000110"; --E
                                                                      when "1111" => seg_dis <= "0001110"; --F
      PROCESS (data in)
                                                                  end case;
      BEGIN
                                                               END PROCESS:
         CASE data_in IS
                                                            END Behavioral;
            when "0000" => seg_dis <= "10000000"; --0
```

## 2.3 数字钟代码编写


在上述两个代码的基础上,我们可以编写数字钟的代码,如下所示:


```
--clock.vhd--
LIBRARY IEEE;
                                                      BEGIN
USE IEEE.STD_LOGIC_1164.ALL;
                                                          u0 : clk1hz port map ( clk => clk50m, clock1hz =>
USE IEEE.STD LOGIC ARITH.ALL;
                                                              clock1hz):
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
                                                          u1 : hex7seg port map ( data_in => qsec0, seg_dis
                                                              => seg\_dis\_sec0);
ENTITY Clock IS
                                                          u2 : hex7seg port map ( data_in => qsec1, seg_dis
   PORT(
                                                              => seg_dis_sec1 );
      clk50m: IN STD_LOGIC; -- FPGA时钟信号输入
                                                          u3 : hex7seg port map ( data_in => qmin0, seg_dis
      clr: IN STD_LOGIC; -- 分隔移位信号
                                                              => seg_dis_min0);
      inc min: IN STD LOGIC; -- 分隔调整增加
                                                         u4: hex7seg port map ( data in => qmin1, seg dis
      dec_min: IN STD_LOGIC; -- 小时调整减小
                                                              => seg_dis_min1);
      inc_hour: IN STD_LOGIC; -- 小时调整增加
                                                          u5: hex7seg port map ( data_in => qhour0, seg_dis
      dec_hour: IN STD_LOGIC; -- 小时调整减小
                                                              => seg_dis_hour0 );
      seg_dis_hour0: OUT STD_LOGIC_VECTOR(6
                                                          u6: hex7seg port map ( data_in => qhour1, seg_dis
           DOWNTO 0); -- 小时位数码管显示
                                                              => seg_dis_hour1 );
      seg_dis_hour1: OUT STD_LOGIC_VECTOR(6
                                                         process(clock1hz,clr) — 将clock1hz和clr信号作为敏感
           DOWNTO 0); -- 小时个位数数码管显示
      seg_dis_min0: OUT STD_LOGIC_VECTOR(6
           DOWNTO 0); -- 分钟十位数数码管显示
      seg\_dis\_min1: OUT\ STD\_LOGIC\_VECTOR(6
                                                             -- 清零 ---
           DOWNTO 0); -- 分钟个位数数码管显示
                                                             if (clr = '0') then
      seg\_dis\_sec0: OUT\ STD\_LOGIC\_VECTOR(6
                                                                qsec0 \le "0000";
           DOWNTO 0); -- 秒十位数数码管显示
                                                                qsec1 <= "0000";
      seg_dis_sec1: OUT STD_LOGIC_VECTOR(6
                                                                qmin0 <= "0000";
           DOWNTO 0) -- 秒个位数的数码管显示
                                                                qmin1 <= "0000";
                                                                qhour0 <= "0000";
   ):
END Clock;
                                                                ghour1 \le "0000";
                                                             elsif rising_edge(clock1hz) then —— 上升沿触发
ARCHITECTURE Behavioral OF Clock IS
                                                                   分调整增加
    — 秒信号,引用clk1hz.vhd
                                                                if (inc_min = '1') then
   COMPONENT clk1hz
                                                                   if (qmin0 = "1001" and qmin1 = "0101")
      clk: IN STD LOGIC;
                                                                      qmin0 <= "0000";
      clock1hz: OUT STD_LOGIC
                                                                      qmin1 <= "0000"; -- 59分时归零
                                                                   elsif (qmin0 = "1001") then
   );
   END COMPONENT;
                                                                      qmin0 <= "0000";
   -- 数码管译码,引用hex7seg.vhd
                                                                      qmin1 <= qmin1 + 1; -- 一个位为9时
   COMPONENT hex7seg
                                                                           讲位
   PORT(
      data_in: IN STD_LOGIC_VECTOR(3
                                                                      qmin0 \le qmin0 + 1;
           DOWNTO 0);
                                                                   end if:
      seg_dis: OUT STD_LOGIC_VECTOR(6
           DOWNTO 0)
                                                                -- 分调整减小
                                                                elsif (dec_min = '1') then
   );
   END COMPONENT:
                                                                   if (qmin0 = "0000" and qmin1 = "0000")
                                                                        then
                                                                      qmin0 <= "1001";
   signal clock1hz : std_logic;
   -- 秒、分、时的十位和个位 --
                                                                      qmin1 <= "0101"; -- 0分时变为59分
   signal qsec0 : std_logic_vector(3 downto 0);
                                                                   elsif (qmin0 = "0000") then
   signal qsec1 : std_logic_vector(3 downto 0);
                                                                      qmin0 <= "1001";
                                                                      qmin1 <= qmin1 - 1; -- 一个位为0时
   signal qmin0 : std_logic_vector(3 downto 0);
   signal qmin1 : std_logic_vector(3 downto 0);
   signal qhour0 : std_logic_vector(3 downto 0);
   signal qhour1 : std_logic_vector(3 downto 0);
                                                                      qmin0 \le qmin0 - 1;
```

```
elsif(qsec0="1001" and qsec1="0101" and
                  end if:
                                                                              qmin0="1001" and qmin1="0101"
                 - 小时调整增加
                                                                            and qhour0="1001") then
               elsif(inc\_hour='1') then
                                                                            qsec0 \le "0000";
                  --- 23清零 ---
                                                                            qsec1 <= "0000";
                  if(qhour0="0011" and qhour1="0010")
96
                                                                            qmin0 <= "0000";
                       then
                                                                            qmin1 <= "0000";
                      qhour0 <= "0000";
                                                                            qhour0 <= "0000";
                      qhour1 <= "0000";
                                                                            qhour1 \le qhour1 + 1;
                    - 9 进位 ---
                  elsif(qhour0="1001") then
                                                                         -- 计时到 "??:59:59" 时,分和秒清零,小时加1
                      qhour0 <= "0000";
                                                                         elsif(qsec0="1001" and qsec1="0101" and
                      qhour1 \le qhour1 + 1;
                  else
                                                                              qmin0="1001" and qmin1="0101") then
                      qhour0 \le qhour0 + 1;
                                                                            qsec0 \le "0000";
                  end if;
                                                                            qsec1 <= "0000";
106
                                                                            qmin0 <= "0000";
               -- 小时调整减小
                                                                            qmin1 <= "0000";
               elsif(dec_hour='1') then
                                                                            qhour0 \le qhour0 + 1;
                  if(qhour0="0000" and qhour1="0000")
                                                                            计时到 "??:?9:59" 时,秒清零,分十位加1 --
                       then
                      qhour0 <= "0011";
                                                                         elsif(qsec0="1001" and qsec1="0101" and
                      qhour1 <= "0010";
                                                                              qmin0="1001") then
                  elsif(qhour0="0000") then
                                                                            qhour0 <= "1001";
                                                                            qsec1 <= "0000";
                                                                            qmin0 <= "0000";
                      qhour1 \le qhour1 - 1;
                                                                            qmin1 \le qmin1 + 1;
                      qhour0 \le qhour0 - 1;
                                                                         -- 计时到 "??:??:59" 时,分加1 --
                  end if;
                                                                         elsif(qsec0="1001" and qsec1="0101") then
               -- 时钟信号处理 计时到 23:59:59 时清零--
                                                                            qsec0 <= "0000";
                                                                            qsec1 <= "0000";
               elsif(qsec0="1001" and qsec1="0101" and
                    qmin0="1001" and qmin1="0101"
                                                                            qmin0 <= qmin0 + 1;
                  and qhour0="0011" and qhour1="0010")
                                                                            正常计时 ---
                                                                         elsif(qsec0="1001") then
                       then
                  qsec0 \le "0000";
                                                                            qsec1 <= "0000";
                                                                            qsec1 \le qsec1 + 1;
                  qmin0 <= "0000";
                                                                         else
                  qmin1 <= "0000";
                                                                            qsec0 \le qsec0 + 1;
                  qhour0 <= "0000";
                                                                         end if;
                  qhour1 <= "0000";
                                                                     end if;
                                                                  end process;
               -- 计时到 "9:59:59" 和 "19:59:59" 时分、秒清 168
                                                               end Behavioral;
                    零,小时时位增一 ---
```

# 3 实验过程与结果

- 1. 创建项目,结果如下图所示:
- 2. 将实验所需的 VHDL 文件加入工程中;





(a) 创建项目,简介

(b) 添加 VHDL 文件

3. 设定顶层设计



图 2: 设定顶层设计

- 4. 运行代码,编译成功
- 5. 对引脚进行分配




图 3: 引脚分配

6. 下载到 FPGA 板上,运行代码,结果如下图所示:

## 7. 实验结果



图 4: 实验结果