

AND Y= AB = D-D-Y	NAND & NOR Implementation
A-20-]=00-Y	NAND and NOR gates are easier to fabricate with electronic
OR Y= A+B 8-D	components.
^ → → → Y	They are the basic gates used in all IC digital logic families.
NOT Y=A A-D-Y	NAND Gates.
A-D-Y	D间代名express in sum of product form.
NOR Y: ATE A-D-D-D-Y	Draw a NAND Gate for each product term that has a least two literals.
NAND Y = A-B B B -D-Y	3 Draw a single gate using the AND-invert or the invert-OR
XOR YEARS & FOLDS-D-Y	graphic symbol in the second level, with inputs coming from
1 100 100 100 Y	outputs of first-level gates.
XNOR Y=AOB . TO-D-Y	A term with a single literal requires an inverter in the first level.
A STATE OF THE PARTY OF THE PAR	However, if the single literal is complemented, it can be connected directly to an input of the second level NAND gate.
) <u>1 - </u>	
	Non-degenerate forms.
	6=D ↑ two level using AND. OR, NAMD, NOR#6147
	6=D 其中有 8种 said to be degenerate form. 中步表
	degenerate Nun-degenerate
	AND-DR-)NVET implementation. プ其中一种
	The two forms NAND-AND = AND-NOR
	Exclusive - OR function.
	x⊕y = xy' + x'y.
	(x⊕y)'= xy + x'y'
	XBD=x xBI=X' XBX=0 xB¥=l xBy'=x'By =(xBy)'
	XOR \$-D-F \$-D-F XNDR or equivalence
	XOR is hard to fabric → constructed by other gates
	• $(x' + y')x + (x' + y')y = xy' + xy' = x \oplus y$.

Or use NAND gates:

An odd number of variables are equal to 1 -> the three-variable function =1.

ABBBC=2(1,2,4.7)

the transmitter is called a parity generator.

The circuit that generates the parity bit in

Parity generation and checking (one use of xOR gove)

The circuit that checks the parity in the

F = C+D' = CC+DD' For other degenerate form, we can degenerate them.

receiver is called a parity checker.