


# 4

## Two-level Implementation



### NAND & NOR Implementation

- NAND and NOR gates are easier to fabricate with electronic components.
- They are the basic gates used in all IC digital logic families.

### NAND Gates.


① Identify & express in sum of product form.

② Draw a NAND Gate for each product term that has a least two literals.

③ Draw a single gate using the AND-invert or the invert-OR graphic symbol in the second level, with inputs coming from outputs of first-level gates.

④ A term with a single literal requires an inverter in the first level. However, if the single literal is complemented, it can be connected directly to an input of the second level NAND gate.

### Non-degenerate forms.



two level using AND, OR, NAND, NOR 共有 16 种.

其中有 8 种 said to be degenerate form. 可变为 1 层

degenerate Non-degenerate

### AND-OR-NET implementation. ↑ 其中 8 种

The two forms  $\text{NAND-AND} \equiv \text{AND-NOR}$

### Exclusive - OR function.

$$x \oplus y = xy' + x'y$$


$$(x \oplus y)' = xy + x'y'$$

$$x \oplus 0 = x \quad x \oplus 1 = x' \quad x \oplus x = 0 \quad x \oplus x' = 1 \quad x \oplus y' = x' \oplus y = (x \oplus y)'$$


### XOR $\hat{A} \Rightarrow \text{D-F}$ $\hat{B} \Rightarrow \text{D-F}$ XNOR or equivalence

XOR is hard to fabricate  $\Rightarrow$  constructed by other gates.

- $(x' + y')x + (x' + y')y = xy' + x'y = x \oplus y$ .



Or use NAND gates:



Odd function.

$$A \oplus B \oplus C = \sum(1, 2, 4, 7)$$

An odd number of variables are equal to 1  $\Rightarrow$  the three-variable function = 1.

Parity generation and checking. (one use of XOR gate)

The circuit that generates the parity bit in the transmitter is called a parity generator.

The circuit that checks the parity in the receiver is called a parity checker.

$F = C + D' = CC + DD'$  For other degenerate form, we can degenerate them.

