rgpwank	neocomestions: 5] [Total No. of Printed Pages: 3
	Roll No
,	CS/EC/IT-403
B. E.	(Fourth Semester) EXAMINATION, June, 2009
	(Old Scheme)
	(Common for CS, EC & IT Engg.)
C	COMPUTER SYSTEM AND ORGANIZATION
	Time: Three Hours
	Maximum Marks : 100
	Minimum Pass Marks: 35
Note:	Attempt all questions. There is internal choice in every question.
1. (a)	Explain different phases of an instruction cycle with flow diagram.
(b)	Explain the function of the following registers in a
	processor: 10
	(i) Instruction Register
	(ii) Program Counter
	(iii) Accumulator
	(iv) Memory address register
	(v) Memory data register
	Or
(a)	Describe in detail Displacement addressing and Stack
	addressing. 8
(b)	Explain the bus interconnection scheme. 6
(c)	Explain Interrupt mechanism. 6
	P. T. O.

CS	/EC	/IT-	40	3
----	-----	------	----	---

ſ	2	1
L	~	4

		[2] CS/EC/IT-403
rgpyc	nlin (a)	e com Explain the hard wired implementation of a control
		unit. 10
	(b)	What is the relationship between instructions and micro-operations?
	(c)	What basic task does a control unit perform? List the control signals required to perform the tasks. Or
	Ехр	lain the following terms:
	(i)	Microinstruction format
	(ii)	Control memory
	(iii)	Microprogram sequencing
	(iv)	Microinstruction encoding
3.	(a)	Draw and explain the flowchart for floating point addition and subtraction.
	(b)	Draw the block diagram for the hardware implementation of addition and subtraction. 6 Or
	(a)	Divide - 145 by 13 in binary twos complement notation, using 12 bit word. Use binary division algorithm.
	(b)	Explain Booth's algorithm with example. 10
4.	(a)	In how many ways data can be transferred from I/O devices to memory? Explain.
	(b)	What do you understand by priority interrupt? Explain Daisy chaining priority interrupt with a neat diagram.
		Or
	(a)	Differentiate between memory mapped I/O and I/O mapped I/O.

.

rgpvonlinepromand	explain the	block	diagram	of a	typical	DMA
controller.						12

- 5. Write short notes on any four of the following: 20
 - (i) Memory Management Unit
 - (ii) Instruction pipelining
 - (iii) Cache memory mapping
 - (iv) RAM and ROM
 - (v) Virtual memory
 - (vi) Parallel Processing