


## PIPELINE PROCESSOR


The concept of processing problem in overlapped manner is called pipeline processing.

### ① Linear Pipeline Processor -


A sequence of subtasks with linear precedence.



#### Asynchronous model -



#### Synchronous model -




$$f = \frac{1}{T}$$

$$\text{Speedup} = \frac{nK}{K+n-1}$$

$$\text{Efficiency} = \frac{n}{K+n-1}$$

$$\text{Throughput} = \frac{NF}{K+n-1}$$

### ② Nonlinear pipeline processor -



Reservation table → show the path of data flow in pipeline

latency → No. of time units between two initiations of a pipeline to latency that cause collision is called forbidden delay.

Numerical

→ Collision vector, State Diagram, MAZ (Minimum Average latency), Greedy cycles, average latency

### ③ Instruction pipeline design -

→ Instruction execution phases -

(1) Instruction fetch

(2) Decode

(3) Operand fetch

(4) Execute

(5) Write back phase



ILP  $\rightarrow$  Instruction level parallelism

$\rightarrow$  Mechanism for instruction pipeline -

$\rightarrow$  Pre-fetch buffers -

- (1) Sequential buffers
- (2) Target buffers
- (3) loop buffers

$\rightarrow$  Internal data forwarding -

- (1) Store - Store (STO)
- (2) Store - Load (MOVE)
- (3) Load - Load (MOVE)

④ Pipeline Hazards -

- (1) Structural Hazards
- (2) Data Hazards (RAW, WAW, WAR hazards)
- (3) Control Hazards

⑤ Dynamic Instruction scheduling -

- (1) Store - forwarding
- (2) Tomasulo's algorithm

⑥ Branch Handling Techniques -

- (1) Dynamic Branch Prediction
- (2) Branch Target Buffers
- (3) Delayed branch

⑦ Arithmetic Pipeline design -

- (1) Static arithmetic pipeline (fixed ~~add~~ <sup>arithmetic</sup> operation)
- (2) Multifunctional arithmetic pipelines (more than one ~~add~~ <sup>arithmetic</sup> operations)

⑧ Superscalar Pipeline design -  $m$  instruction issue rate,  $m$  ILP to fully utilize the pipeline

⑨ Superpipeline processor design -