## RGPVONLINE.COM

## CS/IT-7102

B. E. (Seventh Semester) EXAMINATION, June, 2007

(Common for CS & IT Engg.)

ADVANCE COMPUTER ARCHITECTURE

(Elective-I)

Time : Three Hours

Maximum Marks: 10831

Minimum Pass Marks: 35

Note: Attempt any five questions. All questions carry equal marks.

- 1. (a) Explain the cache performance issues. 10
  - (b) Explain the direct mapping cache organization and set associative cache organization. 10
- Define the following terms associated with memory hierarchy design:
   2 each
  - (i) Virtual address space
  - (ii) Physical address space
  - (iii) Address mapping
  - (iv) Cache blocks
  - (v) Multilevel page tables
  - (vi) Page fault

RGPVONLINE.COM

- (vii) Hit ratio
- (viii) Hashing function

(ix) Inverted page table

(x) Memory replacement policies

- (a) Explain the following terms related to vector processing:
  - (i) Vector and scalar balance point
  - (ii) Vectorization ratio in user code
  - (iii) Vectorization compiler

(iv) Gather and scatter instructions

answer Street following memory organization for vector

\$100£000€6) 27 \$1 access memory organization

- (ii) C-access memory organization
- (a) Draw architecture details of a typical vector processor with multiple functional pipes. Describe each block. 10
  - (b) Explain the Data Flow Computer and Control Flow Computer.
- (a) Explain the scheduling of dynamic pipelines.
  - (b) Find the set of distances and the collision vector for the reservation table shown:

1	0	1	2	3	4	5	6	7
$S_1$	1			1		1	m =	ohfu
S <sub>2</sub>		1	1		1	101	oatel e	stor.
S <sub>3</sub>				1	nidit.	at i	13 73	1

6. (a) What are the different criteria of classification of connection networks?

P. T. O.

## [3]

	(b)	What is meant by a single stage and multistage network?						
	(c)	What is the meaning of mutual exclusion between processors?						
7.	(a) (b)	Write the criteria to design parallel algorithms.  Explain the delta network and its construction.						
8.	(i) (ii) (iii)	Memory bounded speedup model  Message passing mechanisms  Cache coherence  Cluster computers						