http://www.rgpvonline.com

Total No. of Questions:8]

[Total No. of Printed Pages :2

Roll No

MCIT-203

M.E./M.Tech., II Semester

Examination, December 2016

Advance Computer Architecture

Time: Three Hours

Maximum Marks: 70

http://www.rgpvonline.com

Note: Attempt any five questions. All questions carry equal marks.

- With state diagrams, explain the transmission diagram for a pipeline unit.
 - Explain delayed branch scheme to reduce pipeline branch penalties.
- Explain the features of nonlinear pipeline processors with feed forward and feed backward connections.
 - Explain how hardware supports for exposing more parallelism at compile time?
- What is hazards? Explain structural hazards with examples.
 - Explain possible data hazards with its resolving techniques.
- 4. Consider a binary integer multiply pipeline with five stages. If the stages delays are $Z_1 = Z_2 = Z_3 = Z_4 = gons Z_5 = zons$ and the latch delay is zons then
 - a) Determine the maximal clock rate of the pipe line.
 - What is the maximum throughput of this pipeline in terms of the number of 36-bit results generated per seconds.

http://www.rgpvonline.com

[2]

- Give an O(logn)-time EREW algorithm to perform the prefix computation on an array x [1.... n].
 - Explain a loop based example using Tomasulo's algorithm.

http://www.rgpvonline.com

http://www.rgpvonline.com

The following overlayed reservation table corresponds to a two-function pipeline:

	1	2	3	4	5
S_1	A	В		A	В
S_2		Α	All age	В	A
S_3	В		AB		

- List all four cross forbidden lists of latencies and corresponding cross collision. Matrices.
- Draw the state diagram for the two-functional pipeline.
- What is DAG scheduling? Explain in detail.
 - What is synchronisation? Explain multiprocessors synchronisation techniques.
- Explain different types of multiprocessor based on different operating systems.

401

MCIT-203

MCIT-203

http://www.rgpvonline.com