www.rgpvonline.com

www.rgpvonline.com

Total No. of Questions: 8]

[Total No. of Printed Pages: 2

Roll No.....

MEVD-102

M.E./M.Tech. I Semester

Examination, December 2017

CMOS VLSI Design

Time: Three Hours

Maximum Marks: 70

www.rgpvonline.com

Note: i) Answer any five questions.

- ii) All questions carry equal marks.
- Discuss about Regularity, Modularity and Locality.
 - Discuss about VLS Dackaging technology.
- Discuss about MOS device design equations and second order effects.
 - b) Design an inverter with complementary MOS and explain its DC characteristic.
- Explain Resistance, Inductance and Capacitance estimation.
 - Explain CMOS Gate transistor sizing.
- Discuss CMOS logic structures.
 - Discuss layout design rules.

MEVD-102

www.rgpvonline.com

- Explain Latch up triggering and latch up prevention.
 - Discuss about structured design of combinational logic parity generator.

166

www.rgpvonline.com

DTO

- Discuss about designing multiplexer and code converters.
 - Discuss designing of ALU sub-system. b)
- Discuss about user programmable switch technology.
 - Discuss about programmable logic structures.
- Write short notes on any two of the following: ****** TIME COM
 - Clocking strategies
 - CAD b)
 - Gate array design

www.rgpvonline.com

164

HTTP://WWW.RGPVONLINE.COM

MEVD-102

www.rgpvonline.com

www.rgpvonline.com

www.rgpvonline.com

www.rgpvonline.com