

UNIT-1

MICROPROCESSOR AND MICROPROCESSOR DEVELOPMENT SYSTEM

1900	0	The same of the sa	
1	Evolution of	Meroprocessor	
	Chip	Introduction	Seal Control of the C
	4004	1971	3 4 hit
	4040	1971	J 4 nu
	8008	1972	
	8080	1974	8 ht
	8 08 5	1976	and the state of t
	8086	1978	J- Land and Land Branch
	8088	1979	4 16 int
	80286	1982	The Land Manustrum Property of the second
	80386	1984	
	80486	1986	
	Pentium	£993	
	Pentum Pra	1995	32 W
	Pentum 2	1996	THE RESIDENCE OF STREET
	Pentuin 3	1998	Sa of Branchistania and the same of the
400210	Pentum 4	2000	
	Instore 2 Duo	2006	1) Lake my kon it per sentence in
	Corei7	2008	464 W
	Core is	2009	Control of the second of the s
	Core 13	2010	A July of Marie House Actor and All Control



Internal logic design of the microprocessor called its architecture Microprocessor is programmable logic device designed with registers, flip-flops and timing elements



Input | Output (I/O)
Two different methods by which MPU identifies and communicates
with I/O devices
(1) Direct I/O (Peripheral)

(2) Memory - mapped I/O

Direct I/O (Peripheral)

→ 8 delections lines to send the → 16 address lines to send the actions of I/O derice

→ Can identify 28 = 256 input → Can identify 216 = 64K input and and outful derices

→ I/O Read (IOR) & I/O write → MEMR and MEMW control

(IOW) control agas used to eachle the enable the derice.

Parallel (4) Program controlled I/O or interrupt driver I/O polling control I/O

Dota (2) Interrupt program controlled I/O or interrupt driver I/O

transfer (3) Harshvare controlled I/O or DMA transfer

Since (4) Harshvare I/O controlled by handstake rights.

Transfer (5) I/O controlled by ready rights.

Program controlled I/O is polling control

Data transfer is completely under the control of the microporare frogram. This means that the data transfer takes place only when an I/O transfer instructions encuted In most of the case it is necessary to check whether the device is ready for data transfer or not To check this, microprocurs folls the status hit amounted with the I/O device.

4my companion

Interrupt down I/O When I/O data hamfer is initiated by the enternal To durice (i.e. device sends an interrupt ignal to the muliprocessor) the microprocessor stops the encution of the program and hamper the program control to an interrupt service routine. The interrupt service routine perform the data transfer. After the data hampy it returns control to the main program at the point it was intimpled Hardware controlled I/O - (uncuase the speed of data transfer) In response of HOLD signal (sent by DMA controlle to initiate data transfer), microprocensor releases its data, address and control hises to the DMA controller I/O control by handrhake nginals -The status of handshaking bignab are checked between the microprocumer and an I/O device and when both are mady the actual data is transferred. I/O control by READY riginal - (between slower I/O device and micioficum) If READY fun is high, the I/O device is ready for data transfer otherise muroprocessor enters WAIT state (s). Then WAIT states clongate the read furite cycle timings and prepare 800 microprocessor to communicate with slower 1/0 derices. (6) Interfacing Bernices for the perpose of communication with the enmonment In-state durice -It has three states (logic 1, logic 0 and high impedence) any companion Enable / Disable

Decodes - It is a logic circuit that identifies each combination of the signals present at its input.

hatch - A latch is a D-flip flop, used commonly to interfere output derice. > Gates, shift registers and heffers are also a interfacing desires Memory Management, Multitasking, pipelining, multiprocuring, and intual memory and cathe memory are main architectual advant advancements of murphirms Microprocessor development systems -It is a tool that allows the dengner to develop, deling and integrate error-free application roftware in muroprocure system It falls on two categoris -(1) Non-universal yestems (Intel, Motorola, RCA) (e) Universal systems (Hewlett-Packard, Tektronin) Typical microprocessor - Intel The MP & Motorola MP Micropweemor are being entensively used in wide vanity of applications. Typical application includes declicated controllers, personal workstations, and real-time robotics control