Roll No. ....

## MCSE-103



## M. E./M. Tech. (First Semester) EXAMINATION, March, 2010

## ADVANCED COMPUTER ARCHITECTURE

Time: Three Hours

Maximum Marks: 100

Minimum Pass Marks: 40

Note: Attempt any five questions. All questions carry equal marks.

- (a) What is balancing of subsystem bandwidth? Explain how the different balancing techniques improve the parallelism?
  - (b) Derive the expressions for efficiency, through put and speedup for k stage pipeline for n tasks.
    8
  - (c) Describe the characteristics of vector processing. 4
- (a) Bring out the differences, merits and demerits of rearrangeable, non-blocking, blocking and networks.
   Give an example of commercial network for each one of them.
  - (b) Compare the various multistage SIMD networks. 6

P. T. O.

Ray Solutions
Coaching & Software
C-102, Indrapuri, C-Sector
BHOPAL-22, RAY-INDIA.COM
9300717575, 9300930012

) Given	below	v is a	reserv	ation 1	able v	vith fo	our sta	ges
	0	1	2	3	4	5	6	7
S <sub>1</sub>	×				1			×
S <sub>2</sub>		×	×		M			
S <sub>3</sub>				×	×		×	
SA				L		×	×	
(iv)	List a	n anny	,	Jan T	o en al-	a orașe	dinge	TO FEE
(v) (vi)	List a Deter	ll gree mine t	edy cyc	cles from	om the	laten	e diagr cy (M.	AL)
(v) (vi) Expla  With unidi multi	Deter in sta a bl	mine to tic and lock of nal 1	the mind dyna diagram	cles frominal a mic p m exp interex	om the average ipeline plain onnect	e laten e. the w	e diagr ey (Ma vorking netwo lvantag	AL)
(v) (vi) Expla  With unidi multi drawl b) Expla	Deter in sta a bl rection proces backs ain bri	mine to tic and lock of nal 1 ssors : ?	edy cyc the min d dyna diagram bus i system	minal amic p m exp interest who	om the average ipeline plain onnect at are bus ar	the wion	vorking netwo Ivanta	AL) g o rk ges

nce check for fetch operation in a multi cache memory organization and explain all four rights in brief,

(b) Lets consider a multiprocessor system with private cache has a memory block of 1024 K and L = 16 lines.

Ray Colutions Coaching & Software C-102, Increput, C-Sector BHOPAL-2Z RAY-INDIA COM 8300717675, 9300930012

4000			
P		the same of	
E - 5	HOL	11.53	T 400
No. of Contract of	LES L	1.1436	E-Section 1

- (i) Modules (N) in each line.
- (ii) Words in each module.
- (iii) Minimum length of a block of data for effective memory utilization.
- (iv) If line i and module j be represented by L<sub>i</sub> and M<sub>j</sub> respectively, where would be Kth word of the block of data exist on line i?
- (a) Draw a 8 × 8 Omega network. 6
  (b) Compare and contrast fork-join and co-begin co-end
  - (b) Compare and contrast fork-join and co-begin co-end statements with examples.
  - (c) Depict graphically cost versus no. of processors and performance versus no. of processors for bus, cross bar switch and multistage network.
- (a) Explain hierarchical structured multiprocessor system.

- 10

- (b) Describe processor characteristics for multiprocessing systems.
- Write short notes on any two of the following: 10 each
- Flynn's and Handler's architectural classification
- (ii) S-access and C-access memory organisation
- (iii) Multistage networks

Ray Solutions
Coaching & Software
C-102, Indrapuri, C-Sector
BHOPAL-22, RAY-INDIA COM
9300717575, 9300930012