Total No. of Questions: 81

[Total No. of Printed Pages: 2

Roll No

MEDC-104

M.E./M.Tech., I Semester

Examination, December 2017

VLSI Design

Time: Three Hours

Maximum Marks: 70

www.rgpvonline.com

www.rgpvonline.com

Note: i) Attempt any Five questions.

www.rgpvonline.com

www.rgpvonline.com

ii) All questions carry equal marks.

- 1. a) List out differences between CMOS and bipolar technologies.
 - Briefly discuss about the CMOS process enhancements and layout design rules.
- Derive an expression for the rise time, fall time and propagation delay of a CMOS inverter.
 - Explain the various ways to minimize the static and dynamic power dissipation.
- Explain clocked CMOS logic, Domino logic and n-PCMOS logic.
 - Explain the basic operation of CMOS logic gate.
- Describe the simulation of circuit interconnects.
 - What are design rules? Why is metal-metal spacing larger than poly-poly spacing?

MEDC-104

PTO

www.rgpvonline.com

www.rgpvonline.com

http://www.a2zsubjects.com

[2]

Draw the typical standard cell structure showing regularpower cell and explain it.

- Draw the typical architecture of PLA and explain its operation.
- Describe the FPGA block structure and its components.
 - Explain three main approaches to design for testability in detail.
- Draw the physical layout for the following Boolean expression $Y = (\overline{a+b}) + c + de$
 - Discuss in detail about the resistive and capacitive delay estimation of a CMOS inverter circuit.
- Write short note on (any two
 - Reprogrammable gate array
 - logic synthesis
 - CMOS Chip design
 - Memory and control strategies.

107

MEDC-104

www.rgpvonline.com

www.rgpvonline.com