Total No. of Questions: 8]

[Total No. of Printed Pages: 4

Roll No

CS-6001 (CBGS)

B.E. VI Semester

Examination, May 2018

Choice Based Grading System (CBGS) Advance Computer Architecture

Time: Three Hours

Maximum Marks: 70

Answer any five questions, each question carries equal Note: i) marks.

- Assume suitable data if missing.
- Analyze the data dependencies among the following statements: 10

$$/R1 \leftarrow 1024/$$

$$/R2 \leftarrow Memory(10) /$$

$$/R1 \leftarrow (R1) + (R2) /$$

$$/ Memory(1024) \leftarrow (R1) /$$

S5: Store M((R2)),
$$1024$$
 / Memory(64) \leftarrow 1024 /

Note that (Ri) means that the content of register Ri and Memory (10) contains 64 initially.

- Draw a dependence graph to show all the dependencies.
- ii) Are there any resource dependencies if only one copy of each functional unit is available in the CPU?

PTO

CS-6001 (CBGS)

rgpvonline.com rgpvonline.com rgpvonline.com rgpvonline.com

[2]

- Compare and comment on static and Dynamic interconnection network in terms of node degree, network diameter and bisection width.
- 2. Consider the five stage pipelined processor specified by the following reservation table: 14

	1	2	3	4	5	6
S1	X					X
S2		X		X		
S3			X			
S4				X		
S5	X					X

- List the set of forbidden latencies and collision vector.
- Draw a state transition diagram showing all possible initial sequences without causing a collision in the pipeline.
- List all the simple cycles
- Identify the greedy cycles
- What is the MAL of this pipeline?

rgpvonline.com

- With respect to the mechanism for instruction pipelining explain internal data forwarding and hazards between read and write operation.
 - Prove that k-Stage linear pipeline can be at most k times faster than of non-pipelined serial processor.

Contd...

CS-6001 (CBGS)

rgpvonline.com

rgpvonline.com

rgpvonline.com

rgpvonline.com

rgpvonline.com

rgpvonline.com

rgpvonline.com

	rgpvonline.com rgpvonline.com				rgpvonline.com	rgpvonline.com		
°4. a)	Define vector processing and its instruction types. Also, explain Gather, Scatter and Masking instructions in Cray Microprocessor.			8. Wi	[4] Write short notes on following (Any three): a) VLIW architecture		14	
b)	What is Cache Coherence Protocol? Explain Goodman's write once Cache Coherence Protocol.			b) с)	SIMD Super computer Snoopy bus Protocol			
5. a)	Write and explain four operational modes used in programming multiprocessor system by giving an example of each. 7 Explain Store-and-forward routing. Wormhole routing and its handshaking protocol associated with message - passing mechanism. 7	rgpvonline.com	rgpvonline.com	d)	Tomosulo's algorithm rgpvonline *****			rgpvonune.com
6. a)	Draw and explain block diagram of Back plane Bus System. Also, describe bus arbitration and control. 7 Explain the temporal locality, spatial locality and sequential locality associated with program/data access in a memory hierarchy. 7	rgpvonline.com	rgpvonline.com		repvonli	se.com		rgpvonune.com
7. a)	Distinguish between multiprocessors and multi computers based on their structures, resource sharing and interprocessor communication.	ie.com	ne.com		opvonli			ie.com
b)	What are inclusion property and memory coherence requirements? Distinguish between write through and write back policies.				16,			
CS-600	I (CBGS) PTO		,	CS-600	l (CBGS)			

rgpvonline.com

rgpvonline.com

rgpvonline.com

rgpvonline.com