www.rgpvonline.com

www.rgpvonline.com

[2]

http://www.a2zsubjects.com

Total No. of Questions: 8]

[Total No. of Printed Pages: 2

Roll No

EI/IC-701 (GS) **B.E. VII Semester**

Examination, December 2017

Grading System (GS)

VLSI Design

Time: Three Hours

Maximum Marks: 70

www.rgpvonline.com

www.rgpvonline.com

Note: i) Answer any five questions.

www.rgpvonline.com

www.rgpvonline.com

ii) All questions carry equal marks.

- Draw and explain nMOS transistor demonstrating cutoff, linear and saturation regions of operation.
 - Design a 3 input minority gate using CMOS NAND's, NOR's and inverters
- Explain simple MOS capacitance models.
 - Explain complementary CMOS inverter DC characteristic.
- Define Body Effect and does the body effect of a process limit the number of transistors that can be placed in series in a CMOS gate at low frequencies.
 - Explain the working of BiCMOS inverter also enlist its merits and demerits.
- Explain twin tube CMOS technology.
 - An n well process has thin oxide, n well and n plus mask layers, in addition to the other regular layers. Draw the mask combination to obtain an n-transistor contact, a p-transistor contact, a V_{DD} contact and a V_{SS} contact.

520

PTO

www.rgpvonline.com

EI/IC-701 (GS)

www.rgpvonline.com

Enlist set of lambda rules for a p-well process and an SOI process.

Draw and explain the switching characteristic of CMOS Inverter.

Elaborate switching performance of the pseudo nMOS inverter.

Briefly explain the components that establish the amount of power dissipated in a CMOS circuit.

7. a) Explain designing strategies for CMOS circuit.

Discuss exiting programmable gate array.

Write Short Notes on (any two)

BICMOS Inverter

PMOS enhancement transistor

Capacitance Estimation.

EI/IC-701 (GS)

www.rgpvonline.com

www.rgpvonline.com

www.rgpvonline.com

www.rgpvonline.com