# EX - 304 (New)

## **B.E. III Semester**

Examination, December 2015

### **Electronic Devices**

Time: Three Hours

Maximum Marks: 70

- Answer five questions. In each question part A, B, C is Note: i) compulsory and D part has internal choice.
  - ii) All parts of each question are to be attempted at one place.
  - iii) All questions carry equal marks, out of which part A and B (Max. 50 words) carry 2 marks, part C (Max. 100 words) carry 3 marks, part D (Max. 400 words) carry 7 marks.
  - iv) Except numericals, Derivation, Design and Drawing etc.
- What are energy band diagram? Explain with references to p-type and n-type semiconductors.
  - b) What is potential barrier? Explain with reference to p-n junction diode.
  - c) Discuss Hall effect in brief.
  - Draw and explain VI characteristic of a p-n junction diode. Also give expressions for various current components.

Find the factor by which the reverse saturation current of Ge and Si diodes increases when the temperature changes from 27°C to 77°C.

- Give specific characteristics of zener diode.
  - b) What are the characteristics of a varactor diode? Explain in brief.
  - Give working principle of a Schottky-diode.
  - Elaborate the working of clipper and clamper circuits with the help of neat diagrams.

Draw circuit diagram of a bridge rectifier and explain its working with its merit and demerits. Also draw all input and output waveforms. rgpvonline.com


rgpvonline.com

#### [2] rgpvonline.com

- 3. a) What is Early effect? Explain in brief.
  - b) What are the regions of operation of BJT? Explain.
  - Define  $\alpha$  and  $\beta$  of a BJT.
  - Draw CC, CB and CE configurations for BJT and compare these for their characteristic parameters.

### OR

Determine various current components and region of operation for the BJT-circuit shown ahead in Figure 1.



- Give h-parameters for CE-configuration.
  - Explain one technique far bias compensation using diode in brief.
  - What are the various steps involved in drawing the DC-load line and locating the Q-point.
  - Draw circuit for voltage divider (Self-bias) bias technique and derive expression for stability factor.

Design the voltage divider bias circuit to have  $V_{CE} = 15V$  $I_C = 15 \text{mA}$  given that  $V_{CC} = 30 \text{V}, V_{BE} = 0.7 \text{V}, R_C = 2 \text{k}\Omega$  $h_{EE} = 50$  and stability factor  $S \le 5$ .

- Enlist general properties of FET.
  - b) What are the differences between n-channel and p-channel FET's?
  - Discuss features of Depletion-type MOSFET.
  - Give one technique of biasing of n-channel JFET with its merits and demerits.

### OR

Draw circuit diagram of CD amplifier (source follower) and give its equivalent circuit. Find expression for its voltage gain.

PTO