

(3) duperpipeline processor design