



Version: <u>1.0</u>

TECHNICAL SPECIFICATION

MODEL NO: ED047TC1

The content of this information is subject to be changed without notice. Please contact E lnk or its agent for further information.

Customer's Confirmation
Customer
Date
Ву
☐E Ink's Confirmation





ED047TC1

Revision History

Rev.	Issued Date	Revised Contents
1.0	Mar.19,2015	New



TECHNICAL SPECIFICATION

CONTENTS

NO.	ITEM	PAGE
-	Cover	1
-	Revision History	2
-	Contents	3
1	General Description	4
2	Features	4
3	Mechanical Specifications	4
4	Mechanical Drawing of Display module	5
5	5 Input/Output Interface	
6	Display Module Electrical Characteristics	
7	Power Sequence	14
8		
9	Handling, Safety and Environment Requirements And Remark	18
10	Reliability test	20
11	,	
12	Border definition	22
13	Block Diagram	23
14	Packing	24



1. General Description

ED047TC1 is a reflective electrophoretic E Ink® technology display module based on active matrix TFT substrate. It has 4.7" active area with 540 x 960 pixels, the display is capable to display images at 2-16 gray levels (1-4 bits) depending on the display controller and the associated waveform file it used. ED047TC1 is for mobile phone use only.

2. Features


- ➤ High contrast reflective/electrophoretic technology
- > 540 x 960 dots resolution
- ➤ High reflectance
- ➤ Ultra wide viewing angle
- > Ultra low power consumption
- > Pure reflective mode
- ➤ Bi-stable
- > Commercial temperature range
- ➤ Landscape, portrait mode

3. Mechanical Specifications

Parameter	Specifications	Unit	Remark	
Screen Size	4.7	Inch		
Display Resolution	540 (H)×960(V)	Pixel		
Active Area	58.32 (H)×103.68 (V)	mm		
Pixel Pitch	0.108 (H) × 0.108 (V)	mm		
Pixel Configuration	Rectangle			
Outline Dimension	62.5 (W) × 113.9 (H) × 0.872 (D)	mm		
Module Weight	12 ±2	g		
Number of Gray	16 Gray Level (monochrome)			
Display operating mode	Reflective mode			



4. Mechanical Drawing of Display Module







5. Input/Output Interface

5-1) Connector type: PANASONIC AXE644224

Pin Assignment

Pin	Symbol	Description	Remark
1	VNEG	Negative power supply source driver	
2	VPOS	Positive power supply source driver	
3	VSS	Ground	
4	VSS	Ground	
5	NC	No Connection	
6	VSS	Ground	
7	VDD	Digital power supply drivers (3.3V)	
8	VSS	Ground	
9	VSS	Ground	
10	XCL	Clock source driver	
11	XLE	Latch enable source driver	
12	XOE	Output enable source driver	
13	XSTL	Start pulse source driver	
14	D0	Data signal source driver	
15	D1	Data signal source driver	
16	D2	Data signal source driver	
17	D3	Data signal source driver	
18	D4	Data signal source driver	
19	D5	Data signal source driver	
20	D6	Data signal source driver	
21	D7	Data signal source driver	
22	NC	No Connection	
23	TEST	Eink internal test pin	Note1
24	VCOM	Common connection	
25	VGH	Positive power supply gate driver	
26	VCOM	Common connection	
27	VGH	Positive power supply gate driver	
28	VSS	Ground	
29	VSS	Ground	
30	BORDER	Border connection	
31	VGL	Negative power supply gate driver	
32	BORDER	Border connection	
33	VGL	Negative power supply gate driver	
34	VSS	Ground	
35	VSS	Ground	
36	CKV	Clock gate driver	
37	SPV	Start pulse gate driver	
38	MODE 1	Output mode selection gate driver	
39	NC	No Connection	
40	NC	No Connection	




Holdings ED047TC1

Pin	Symbol	Description	Remark
41	NC	No Connection	
42	NC	No Connection	
43	NC	No Connection	
44	NC	No Connection	

Note1:Please connect to VDD voltage.



5-2) Panel Scan direction







6. Display Module Electrical Characteristics

6-1) Absolute Maximum Ratings:

Parameter	Symbol	Rating	Unit	Remark
Logic Supply Voltage	VDD	-0.3 to +7	V	
Positive Supply Voltage	V_{POS}	-0.3 to +18	V	
Negative Supply Voltage	V_{NEG}	+0.3 to -18	V	
Max .Drive Voltage Range	V _{POS} - V _{NEG}	36	V	
Supply Voltage	VGH	-0.3 to +45	V	
Supply Voltage	VGL	-25.0 to +0.3	V	
Supply Range	VGH-VGL	-0.3 to +45	V	
Operating Temp. Range	TOTR	0 to +50	$^{\circ}\!\mathbb{C}$	
Storage Temperature	TSTG	-25 to +70	$^{\circ}\!\mathbb{C}$	



ED047TC1


6-2) Display Module DC characteristics

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Signal ground	V_{SS}		-	0	-	V
Y . YY 1.	V_{DD}		3.0	3.3	3.6	V
Logic Voltage supply	I_{VDD}	V _{DD} =3.3V	-	0.7	1.65	mA
Cata Nagativa aunnly	V_{GL}		-21	-20	-19	V
Gate Negative supply	I_{GL}	$V_{GL} = -20V$	-	0.77	3.1	mA
Gate Positive supply	$V_{ m GH}$		21	22	23	V
Gate Positive supply	I_{GH}	$V_{GH} = 22V$	-	0.7	1.6	mA
Course Magative supply	V_{NEG}		-15.4	-15	-14.6	V
Source Negative supply	I _{NEG}	$V_{\rm NEG} = -15V$	-	4.57	20	mA
G D '/' 1	V _{POS}		14.6	15	15.4	V
Source Positive supply	I _{POS}	$V_{POS} = 15V$	-	4.43	22	mA
Border supply	V_{COM}		-	Adjusted	-	V
Asymmetry source	V_{Asym}	V_{POS} + V_{NEG}	-800	0	800	mV
Common voltogo	V_{COM}		-	Adjusted	-	V
Common voltage	I_{COM}		-	0.08	-	mA
Panel Power	P		-	170	950	mW
Standby power panel	P _{STBY}		-	-	0.1	mW
Operating temperature			0	-	50	$^{\circ}\!\mathbb{C}$
Storage temperature			-25	_	70	$^{\circ}\!\mathbb{C}$




- The maximum power consumption is measured using 85Hz waveform with following pattern transition: from pattern of repeated 1 consecutive black scan lines followed by 1 consecutive white scan line to that of repeated 1 consecutive white scan lines followed by 1 consecutive black scan lines. (Note 7-1)
- The Typical power consumption is measured using 85Hz waveform with following pattern transition: from horizontal 4 gray scale pattern to vertical 4 gray scale pattern. (Note 7-2)
- The standby power is the consumed power when the panel controller is in standby mode.
- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by E Ink.
- Vcom is recommended to be set in the range of assigned value \pm 0.1V.
- The maximum I_{COM} inrush current is about 480 mA

Note 6-1



Note 6-2



6-3) Refresh Rate

The module ED047TC1 is applied at a maximum screen refresh rate of 85Hz.

	Min	Max
Refresh Rate	-	85Hz




6-3) Display Module AC characteristics

VDD=3.0V to 3.6V, unless otherwise specified.

Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	fckv	-	-	200	kHz
Minimum "L" clock pulse width	twL	0.5	-	-	us
Minimum "H" clock pulse width	twH	0.5	-	-	us
Clock rise time	trckv	-	-	100	ns
Clock fall time	tfckv	-	-	100	ns
SPV setup time	tSU	100	-	twH-100	ns
SPV hold time	tH	100	-	twH-100	ns
Pulse rise time	trspv	-	-	100	ns
Pulse fall time	tfspv	-	-	100	ns
Clock XCL cycle time	tcy	16.67	50	-	ns
D0 D7 setup time	tsu	8	-	-	ns
D0 D7 hold time	th	8	-	-	ns
XSTL setup time	tstls	0.5*tcy	-	0.8*tcy	ns
XSTL hold time	tstlh	0.5*tcy	-	240*tcy-tstls	ns
XLE on delay time	tLEdly	3.5*tcy	-	-	ns
XLE high-level pulse width (When VCC=3.0V to 3.6V)	tLEw	300	-	-	ns
XLE off delay time	tLEoff	200	-	-	ns
Output setting time to +/- 30mV(C _{load} =200pF)	tout	-	-	20	us

OUTPUT LATCH CONTROL SIGNALS







CLOCK & DATA TIMING XSTL tstls tstlh 10% SS D0°D7 90% 90% 10% 10%

CKV & SPV TIMING

tsu



GATE OUTPUT TIMING



Note: First gate line on timing

After 5CKV, gate line is on.




7. Power Sequence

Power Rails must be sequenced in the following order:


- 1. VSS → VDD → VNEG → VPOS (Source driver) → VCOM
- 2. VSS → VDD → VGL → VGH (Gate driver)

POWER ON



	Min	Max
Tsd	30us	-
Tdn	100us	-
Tnp	1000us	-
Tpv	100us	-
Tvd	100us	-
Tne	0us	-
Teg	1000us	1
Tgv	100us	-

POWER OFF



	Min	Max	
Tdv	$100 \mu\mathrm{s}$	-	
Tvg	0 μ s	-	
Tgp	0 μ s	-	
Tpn	$0 \mu\mathrm{s}$	1	
Tne	0 μ s	-	
Ted	0.5s	-	Discharged point @ -7.4 Volt

Note1: Supply voltages decay through pull-down resistors.

Note2: Begin to turn off VGL power after VNEG and VPOS are completely or almost discharged to GND state.

Note3: VGL must remain negative of Vcom during decay period



8. Optical characteristics

8-1) Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detector is perpendicular unless otherwise specified.

 $T = 25^{\circ}C$


Symbol	Parameter	Conditions	Min	Тур.	Max	Unit	Note
R	Reflectance	White	30	35	-	%	Note 8-1
Gn	N _{th} Grey Level	-	-	DS+(WS-DS) ×n/(m-1)	-	L*	-
CR	Contrast Ratio	-	10	12	-		-

WS: White state, DS: Dark state, Gray state from Dark to White: DS \ G1 \ G2... \ Gn... \ Gm-2 \ WS m:4 \ 8 \ 16 \ when 2 \ 3 \ 4 bits mode

Note 8-1: Luminance meter: Eye – One Pro Spectrophotometer

8-2) Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (RI) and the reflectance in a dark area (Rd): CR = RI / Rd









8-3) Reflection Ratio

The reflection ratio is expressed as:

 $R = Reflectance Factor_{white board} \quad x \quad (L_{center} / L_{white board})$

 L_{center} is the luminance measured at center in a white area (R=G=B=1). $L_{white\ board}$ is the luminance of a standard white board.



9.HANDLING, SAFETY AND ENVIROMENTAL REQUIREMENTS AND REMARK

WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

REMARK

All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Mounting Precautions

- (1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.
- (2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.
- (3) You should adopt radiation structure to satisfy the temperature specification.
- (4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.
- (5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)
- (6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol



ED047TC1

because they cause chemical damage to the PS.

(7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.

Data sheet status					
Product	This data sheet contains formal product specifications.				
specification					

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.



10. Reliability test

	TEST	CONDITION	METHOD	REMARK
1	High-Temperature Operation	$T = +50 ^{\circ}\text{C}$, RH = 30% for 240 hrs	IEC 60 068-2-2Bp	
2	Low-Temperature Operation	T = 0 °C for 240 hrs	IEC 60 068-2-2Ab	
3	High-Temperature Storage	T = +70 °C, RH=40% for 240 hrs Test in white pattern	IEC 60 068-2-2Bp	
4	Low-Temperature Storage	T = -25 ℃ for 240 hrs Test in white pattern	IEC 60 068-2-1Ab	
5	High-Temperature, High-Humidity Operation	T = +40 ℃, RH = 90% for 168 hrs	IEC 60 068-2-3CA	
6	High Temperature, High- Humidity Storage	$T = +60^{\circ}C$, RH=80% for 240hrs Test in white pattern	IEC 60 068-2-3CA	
7	Temperature Cycle	-25°C →+70°C, 100 Cycles 30min 30min Test in white pattern	IEC 60 068-2-14	
8	Solar radiation test	765 W/m 2 for 168hrs,40 $^\circ$ C Test in white pattern	IEC60 068-2-5Sa	
9	Package Vibration	1.04G, Frequency: 10~500Hz Direction: X,Y,Z Duration: 1 hours in each direction	Full packed for shipment	
10	Package Drop Impact	Drop from height of 122 cm on concrete surface. Drop sequence: 1 corner, 3 edges, 6 faces One drop for each.	Full packed for shipment	
11	Electrostatic Effect (non-operating)	(Machine model)+/- 250V 0Ω , 200pF	IEC 62179, IEC 62180	

Actual EMC level to be measured on customer application

Note: The protective film must be removed before temperature test.

< Criteria >

In the standard conditions, there is not display function NG issue occurred. (including: line defect, no image). All the cosmetic specification is judged before the reliability stress.





11.Bar Code definition

EDV 00 4 01 1 I 7 4 00361 A T

1 2 3 4 2 5 6 2 7 2 8

1 : EPD model code:

ED047TC1: EDV, EDW

2 : Internal control codes:

3 : FPL reversion code

V220:6 V220E:8

4 : FPL batch code:

01~99	001~099	C0 $C0$	160~169	00 00	230~239	X0~X9	300~309
01~99	001~099	GU~G9	100~109	Qu~Q9	230~239	AU~A9	300~309
A0~A9	100~109	H0~H9	170~179	R0~R9	240~249	Y0~Y9	310~319
B0~B9	110~119	J0~J9	180~189	S0~S9	250~259	Z0~Z9	320~329
C0~C9	120~129	K0~K9	190~199	T0~T9	260~269		
D0~D9	130~139	L0~L9	200~209	U0~U9	270~279		
E0~E9	140~149	M0~M9	210~219	V0~V9	280~289		
F0~F9	150~159	N0~N9	220~229	W0~W9	290~299		

5 : Year:

N: 2013 / P: 2014 / Q: 2015 / R: 2016 /... / Z: 2024

6 : Month:

1:Jan. 2:Feb. ... 9:Sep. A:Oct. B:Nov. C:Dec.

7 : Serial number

00000-99999


8 : MFG code:

E Ink Yanzhou FAB5: G; E Ink Yanzhou FAB4: L; E Ink Yanzhou FAB3: T

E Ink Yanzhou FAB2: Y; E Ink Yanzhou FAB1: K; E Ink Hsinchu: P




12. Border definition





13.Block Diagram





14.Packing

