
# **Camera Triggering PCB Documentation**

### **Basic Overview**

- Takes an input square wave at low frequency (3 Hz) and induces a user-controllable delay for triggering of a set of cameras via jack
- Each PCB triggers 2 cameras and has the ability to propagate the input waveform or the delayed waveform at 5  $V_{p-p}$



# **PCB Components**

- LM7805C 5 V Voltage Regulator
  - Drops 9 V DC supply to 5 V required for the other chips
  - Datasheet: <a href="https://www.digchip.com/datasheets/parts/datasheet/321/LM7805C-pdf.php">https://www.digchip.com/datasheets/parts/datasheet/321/LM7805C-pdf.php</a>
- DS1804-100 Nonvolatile Trimmer  $100k\Omega$  Potentiometer
  - Adjusts the resistance connected to the SET pin of the delay chip to change the amount of delay for the output
  - o Datasheet: https://eu.mouser.com/datasheet/2/256/DS1804-1389127.pdf
- HEF4016BP Quad single-pole single-throw analog switch
  - Used to trigger the cameras when enabled
  - $\circ$  Create 5  $V_{\text{p-p}}$  square waves for BNCBYPASS and BNCMONITOR by turning enabling and disabling switch

- o Datasheet: https://eu.mouser.com/datasheet/2/916/HEF4016B-1599231.pdf
- LTC6994-2 Dual-Edge Delay Block/Debouncer
  - Adds delay to both edges of the input signal dependent on the clock divider (DIV) and the resistance connected to the SET pin
  - Datasheet: <a href="https://www.analog.com/media/en/technical-documentation/data-sheets/ltc6994-1-6994-2.pdf">https://www.analog.com/media/en/technical-documentation/data-sheets/ltc6994-1-6994-2.pdf</a>
- 5X-1-102LF 5-Pin Bussed  $1k\Omega$  Resistors
  - R6 is configured as a pull-up network for active HIGH signals
  - R1 is configured as a pull-down network for active LOW signals
- Resistors (Reference schematic for values and position)
  - Can change and configure for different delays on delay chip
- Capacitor (0.1 μF)
  - Bypass capacitor for clean signal
- Dual DIP Switch Control delay settings through potentiometer
- Audio Jack Output to connect to cameras
- Push Button Adjust Potentiometer values
- Single Switch Turn DC voltage to PCB on or off

## **Functional Description**

- Setup Steps
  - Connect pins 1 and 2 of K12 and for K8
  - Establish a connection with pin 2 of K7 with either pin 3 K7 for fixed delay or with the potentiometer at pin 1 of K7
  - Connect to a 9 V power supply and flip power switch up to turn on
  - Input square wave to BCNIN of first PCB in chain at 3 Hz at a peak-to-peak voltage dependent on the length of the transmission line
    - Square wave should be offset to have minimum voltage at 0 V
- Functions
  - Dual DIP Switch Controls the amount of delay to apply to input waveform
    - 1 Enable/Disable Delay Setting
      - ON Delay can be changed with switch 2
      - OFF Delay cannot be changed with switch 2
    - 2 Decrease Delay
      - ON Able to incrementally decrease delay with push button until minimum delay is reached
      - OFF Can incrementally increase delay with push button until maximum delay is reached
  - Push Button Decreases or increases delay by small steps determined by resistor configuration to resistor network and Dual DIP switch settings
  - BNCIN Input for square waveform
    - Needs high voltage for first PCB depending on distance from function generator
    - Can work with 5 V for other PCB in chains if in short proximity to each other
  - BNCBYPASS Output 5 V<sub>p-p</sub> of input waveform with induced delay

- Connect to BCNIN of other PCB to have additive delays
- ∘ BNCMONITOR Output 5 V<sub>p-p</sub> of non-delayed input waveform
  - Connect to BCNIN of other PCB to have the same non-delayed input

### **Delay Setting**

- Dependent on configuration of the three pins and connections at K7 (without changing resistors or other soldering)
  - ∘ Pin 1 Connected to the output of the potentiometer
  - Pin 2 Connected to the SET pin of delay chip
  - $\circ$  Pin 3 Grounded 33k $\Omega$
- Changing resistor configuration connected to DIV pin on delay chip or resistance connected to the SET pin will affect the amount of delay
  - See detailed description for more about this

**Table 1. Delay Ranges for "DEFAULT" Board Settings** 

| K7 Pin Configuration  | Minimum<br>Delay (μs) | Maximum<br>Delay (μs)  | Notes  |
|---|-----------------------|------------------------|--|
| Soldered $68k\Omega$ between pins 1 and 2   | 700                   | 1700                   |  |
| Connected pins 1 and 2 (jumped connection or no soldered resistors between pins 1 and 2)                                  | 80                    | 1000                   | Jumps to ~590 µs of<br>delay after hitting<br>minimum and then flips<br>polarity which is<br>undesired |
| Soldered $68k\Omega$ between pins 1 and 2 and connection between pins 2 and 3   | 225                   | 280                    |  |
| Connected pins 2 and 3 with no soldered resistor or connections between pins 1 and 2                                      | 338                   | 338                    | Fixed delay due to no connection to potentiometer  |
| Pins 1, 2, and 3 all connected with no external soldered resistors  | Not Tested            | Not Tested             |  |
| Other Configurations: -Soldered resistor between pins -Changed R2 and R4 for different clock divider (refer to schematic) | 1                     | 33.6 x 10 <sup>6</sup> | Dependent on chip and explained more in detailed description section                                   |

# **Detailed Description**

The PCB requires a 9 V supply either from a AC/DC converter to plug into an outlet or a battery which is dropped to 5 V by the regulator component to supply DC voltage to all the chips on the board. A switch controls the input to the regulator so the chip can be turned off at any time.

An input square signal from a function generator goes through the BNCIN connection at a minimum voltage of 0 V and maximum voltage, at the very least, equivalent to the threshold voltage for the analog switch chip plus the voltage drop off across the transmission line (can be calculated through sites various online calculators). This signal is sent to the enable of one of the analog switches, turning on and off a connection to the 5 V DC supply to create a square wave with duty cycle and frequency equivalent to the input signal causing the switching activity. The output is

propagated through the BNCMONITOR connection. The signal is also sent to the input (IN) of the delay chip.

The output delay from the chip is determined by the internal clock divider (DIV) and the resistance network connected to the SET pin. The SET pin is connected to pin 2 of K7. The output of the potentiometer chip is attached to pin 1 of K7. Connecting pin 1 and 2 of K7 allows for changing of delay through changing resistance. The digital potentiometer has 100 steps of change for the resistance determined by the states of INC, U/D, and CS pins. These inputs are connected to the pull-up network with  $1k\Omega$  resistors. CS is the enable and disable of the chip, and being pulled HIGH as an active LOW pin means that it is set at disable by default. This is also connected to switch 1 on the dual DIP switch, which is connected to ground when set at ON position to enable resistance value changes. When it is not enabled, U/D and INC states have no effect on the chip. The U/D controls the direction of change for the resistance. It is connected to switch 2 of the dual DIP with the ON position setting INC to decrease resistance (LOW signal) and by default, the HIGH signal setting INC to increase the resistance. INC is the increment for stepping up or down the resistance of the potentiometer depending on the state of U/D and CS. This is connected to a push button wired to ground, so that each push changes the step only once and must be repeatedly pressed whenever change is desired.

Pin 3 of K7 can also be connected to pin 2 of K7 to create a fixed delay as pin 3 is connected to a grounded resistor. The other controlling factor for the delay is voltage divider network wired to the DIV input of the delay chip. Depending on the voltage a DIVCODE is generated for the internal clock divider which is part of the equation in for a calculated delay. The R2 and R4 resistors are used for this purpose and the currently attached values are  $1~M\Omega$  and  $270k\Omega$ . The output of the delay chip is then propagated to enable pins for the other three analog switches. More information on creating the desired delay is provided in the section below.

Two of the three analog switches are connected to the audio jacks for camera triggering. The output and input of these switch are connected to separate parts of the jack and the open circuit is closed or completed when the switch is enabled (basic functionality of camera release). The other analog switch is connected BNCBYPASS and the 5 V source to generate a square wave, in the exact method for BNCMONITOR. As these enables for the switches are controlled by delayed signal, they will trigger the camera at a later time, as desired, compared with the input signal. The delayed signal can also then be monitored through the BNCBYPASS connection. By default, these all 4 analog switches have their enables connected to a pull-down network, so the result of no output from the delay chip should theoretically yield nothing. Pin 1 of K8 is connected to the delay chip output and pin 2 of K8 is connected to the enables of the switches, so these must be connected for the output to be observed.

If a chain of cameras require triggering, this can be connected to other PCBs of the same design. The BNCIN of the first PCB in chain must have a signal with enough voltage as mentioned earlier. For the BNCIN of the other PCBs, the BNCMONITOR and BNCBYPASS should provide enough voltage if the boards are not significantly far apart. If the boards provide enough delay as is, monitor signal can be passed directly as input. Otherwise, the bypass signal can be used and the next board's delay can be added on continuously throughout the chain. It should be noted that these signals will only have 5 V max.

#### Other Methods to Set Delay

| DIVCODE | POL | N <sub>DIV</sub> | Recommended t <sub>DELAY</sub> | R1 (k) | R2 (k) | V <sub>DIV</sub> /V+ |
|---------|-----|------------------|--------------------------------|--------|--------|----------------------|
| 0       | 0   | 1                | 1µs to 16µs                    | Open   | Short  | ≤ 0.03125 ±0.015     |
| 1       | 0   | 8                | 8µs to 128µs                   | 976    | 102    | 0.09375 ±0.015       |
| 2       | 0   | 64               | 64μs to 1.024ms                | 976    | 182    | 0.15625 ±0.015       |
| 3       | 0   | 512              | 512µs to 8.192ms               | 1000   | 280    | 0.21875 ±0.015       |
| 4       | 0   | 4,096            | 4.096ms to 65.54ms             | 1000   | 392    | 0.28125 ±0.015       |
| 5       | 0   | 32,768           | 32.77ms to 524.3ms             | 1000   | 523    | 0.34375 ±0.015       |
| 6       | 0   | 262,144          | 262.1ms to 4.194sec            | 1000   | 681    | 0.40625 ±0.015       |
| 7       | 0   | 2,097,152        | 2.097sec to 33.55sec           | 1000   | 887    | 0.46875 ±0.015       |
| 8       | 1   | 2,097,152        | 2.097sec to 33.55sec           | 887    | 1000   | 0.53125 ±0.015       |
| 9       | 1   | 262,144          | 262.1ms to 4.194sec            | 681    | 1000   | 0.59375 ±0.015       |
| 10      | 1   | 32,768           | 32.77ms to 524.3ms             | 523    | 1000   | 0.65625 ±0.015       |
| 11      | 1   | 4,096            | 4.096ms to 65.54ms             | 392    | 1000   | 0.71875 ±0.015       |
| 12      | 1   | 512              | 512µs to 8.192ms               | 280    | 1000   | 0.78125 ±0.015       |
| 13      | 1   | 64               | 64μs to 1.024ms                | 182    | 976    | 0.84375 ±0.015       |
| 14      | 1   | 8                | 8µs to 128µs                   | 102    | 976    | 0.90625 ±0.015       |
| 15      | 1   | 1                | 1µs to 16µs                    | Short  | Open   | ≥ 0.96875 ±0.015     |

If the current board configuration does not provide the necessary delay, this can be changed by either setting the resistor configuration for the internal clock divider (DIV) for the delay chip. These are currently controlled by R2 and R4 on the PCB and can be set up using the table above. R2 corresponds with R1 and R4 with R2. This should be a quick cut and solder operation.

The next step for specifying the delay is to the configure the K7 pins or SET resistor network. With the SET pin at K7 pin 2, either the  $100k\Omega$  potentiometer network at K7 pin 1 or the grounded resistor at K7 pin 3 or both can be wired to pin 2. If an exact fixed delay is required, wire only pin 3 to pin 2 and set/replace R5 with desired value fitting equation below. To have adjustable delay, connect pin 1 to pin 2 either via jumper or soldered resistor if you want to raise the min range of delay.

$$t_{DELAY} = \frac{N_{DIV} \cdot R_{SET}}{50 \text{k}\Omega} \cdot 1 \mu \text{s}, \ N_{DIV} = 1, 8, 64,...,2^{21}$$

