RK817 Datasheet

Rev 1.01

Rockchip RK817 Datasheet

Revision 1.01 Aug.2018

RK817 Datasheet

Revision History

| Date | Revision | Description | | |
|-----------|----------|---------------------------------|--|--|
| 2018-8-28 | 1.01 | Spec change @ power up sequence | | |
| 2018-3-12 | 1.0 | Initial release | | |

Table of Content

| Figure Table I | f Content |
|-------------------|------------------------------------|
| Chapte | r 1 Introduction 8 |
| 1.2 | Feature 9 |
| 1.3 | Typical Application Diagrams |
| Chapte 2.1 | r 2 Package information |
| 2.2 | Top Marking11 |
| 2.3 | Dimension |
| 2.4 | Pin Assignment |
| 2.5 | Pinout Number Order |
| Chapte 3.1 | r 3 Electrical Characteristics |
| 3.2 | Recommended Operating Conditions16 |
| 3.3 | DC Characteristics |
| Chapte 4.1 | r 4 Function Description |
| 4.2 | SWITCHING CHARGER21 |
| 4.3 | POWER PATH MANAGEMENT22 |
| 4.4 | THERMAL FOLDBACK |
| 4.5 | BATTERY FUEL GAUGE |
| 4.6 | BUCK CONVERTERS22 |
| 4.7 | BOOST CONVERTER23 |
| 4.8 | LOW DROPOUT REGULATORS (LDOS)23 |
| 4.9 | REAL TIME CLOCK (RTC)23 |
| 4.10 | RC OSCILLATOR23 |
| 4.11 | I2S interface |
| 4.12 | Audio CODEC23 |
| 4.13 | Head Phone driver23 |
| | ClassD driver24 |
| | POWER SEQUENCE24 |
| | r 5 Register Description25 |
| | Register Summary |

| 5.2 | Register Description | 30 |
|--------|---------------------------------|-----|
| Chapte | er 6 Thermal Management | 118 |
| 6.1 | Overview | 118 |
| 6.2 | Package Thermal Characteristics | 118 |

Figure Index

| Fig. | 1-1RK817 Typical Application Diagram | 1(|
|------|--|----|
| Fig. | 2-1QFN687mm X 7mm | 12 |
| Fia. | 2-2 Pin Assignment OFN7x7-68(Pitch=0.35mm) | 13 |

Table Index

| Table 4-1Power up/down sequence(x:BUCK3 voltage determined by external divi | ded resistor) |
|---|---------------|
| | 24 |
| Table 6-1 Thermal Resistance Characteristics | |

Warranty Disclaimer

Rockchip Electronics Co.,Ltd makes no warranty, representation or guarantee (expressed, implied, statutory, or otherwise) by or with respect to anything in this document, and shall not be liable for any implied warranties of non-infringement, merchantability or fitness for a particular purpose or for any indirect, special or consequential damages.

Information furnished is believed to be accurate and reliable. However, Rockchip Electronics Co., Ltd assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use.

Rockchip Electronics Co.,Ltd's products are not designed, intended, or authorized for using as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Rockchip Electronics Co.,Ltd's product could create a situation where personal injury or death may occur, should buyer purchase or use Rockchip Electronics Co.,Ltd's products for any such unintended or unauthorized application, buyers shall indemnify and hold Rockchip Electronics Co.,Ltd and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Rockchip Electronics Co.,Ltd was negligent regarding the design or manufacture of the part.

Copyright and Patent Right

Information in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co., Ltd 's products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Rockchip Electronics Co.,Ltd does not convey any license under its patent rights nor the rights of others.

All copyright and patent rights referenced in this document belong to their respective owners and shall be subject to corresponding copyright and patent licensing requirements.

Trademarks

Rockchip and Rockchip[™] logo and the name of Rockchip Electronics Co.,Ltd's products are trademarks of Rockchip Electronics Co.,Ltd. and are exclusively owned by Rockchip Electronics Co.,Ltd. References to other companies and their products use trademarks owned by the respective companies and are for reference purpose only.

Confidentiality

The information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the confidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third party.

Reverse engineering or disassembly is prohibited.

ROCKCHIP ELECTRONICS CO.,LTD. RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRODUCTS OR PRODUCT SPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR DESIGN AT ANY TIME AND WITHOUT NOTICE AND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.

Copyright ©2018 Rockchip Electronics Co.,Ltd.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Rockchip Electronics Co.,Ltd.

Chapter 1 Introduction

1.1 Overview

The RK817 is a complex power-management integrated circuit (PMIC) integrated CODEC for multi-core system applications powered by a Li-ion or a Li-ion polymer battery cell, or by a 5V input either from an USB port or from an adaptor. The RK817 can provide a complete power management solution with very few external components.

The RK817 provides four configurable synchronous step-down converters. The device also contains 9 LDO regulators, one switch-mode charger, a battery fuel gauge, and the power path management function. Power-up/power-down controller is configurable and can support any customized power-up/power-down sequences (OTP based). A real-time clock (RTC) is also integrated to provide a 32.768-kHz output buffer, and real time function. The RK817 supports 32.768-kHz clock generation based on a crystal oscillator. It also includes Audio CODEC, real ground Head phone driver and ClassD driver.

The switch-mode charger, together with the power path controller integrated in the RK817, allows supplying power to the loads while it is charging the battery. The charger provides functions such as input current limiting, trickle current charging, constant current (CC)/constant voltage (CV) charging, charging termination, charging over time protection, etc. All these functions can be conveniently configured through the I2C digital interface. When an input current limiting is triggered, the power path controller will distribute the input power in a way that the loads have the higher priority than the battery to take the input power. The difference between the input and output power will be used to charge the battery. In a case that the output power required by the loads exceeds the input power, the power path controller will automatically turn on the battery switch so that the battery can supply extra power to the loads together with the input supply. A "battery fuel gauge" is also integrated in the RK817. Using the proprietary algorithms and the sensed battery current and voltage, the gauge can accurately calculate the battery capacity based on the charging/discharging characteristics of the battery preloaded in the system. The gauge then sends the battery capacity information to the processor through the I2C interface. Other functions that the charger provides includes tiny current charging for an over discharged battery, or so called "dead battery", battery temperature monitoring, safe charging timer and over temperature shut down.

The RK817 can dynamically adjust the output voltage of each DC-DC converter, as required by the processor based on the processor's operation status so as to maximize the system efficiency. The output voltages of most channels can be configured through the I2C interface. The inputs of all channels have soft start function, which greatly reduces the inrush current at the startup.

The 2MHz switching frequency allows small size inductors to be used for both buck and boost converters. Also, as all the power switches are integrated on chip, no external power switches and Schottky diodes are needed, which reduces the system cost significantly.

The RK817 is available in a QFN68 7.0 mm x 7.0 mm package, with a 0.35-mm pin pitch.

1.2 Feature

- Input range: 3.8V 5.5V for USB input; 2.7V 5.5V for BAT input
- Switch mode Li-ion battery charger providing charging current up to 3.5A.
- Power path controller with 4A current path with optional extended external mos.
- Accurate battery fuel gauge with two separate battery voltage and current ADC
- Real time clock (RTC)
- Low standby current of 16uA (at 32.768KHz clock frequency)
- Real ground HeadPhone driver
- 1.3W ClassD PA without external filter inductor
- OTP Programmable power up/down sequences and voltage
- High performance Audio CODEC
 - One internal PLL
 - Support microphone input
 - Support I2S as the digital signal interface for both DAC and ADC
 - Support Automatic Level Control(ALC), limiter and noise gating
 - Support programmable digital and analog gains
 - Audio resolution from 16bits to 32bits
 - Sample rate up to 192KHz
 - Provides master and slave work mode, software configurable
 - Support 3 I2S formats (normal, left-justified, right-justified)
 - Support PDM mode(external input PCLK)
- Power channels:
 - ◆ CH1:Synchronous BUCK converter,2.5A max
 - ◆ CH2:Synchronous BUCK converter, 2.5A max
 - CH3:Synchronous BUCK converter, 1.5A max
 - ◆ CH4:Synchronous BUCK converter,1.5A max
 - ◆ CH5:Synchronous BOOST converter,1.5A max(Can not be used at the same time with the charger function)
 - ◆ CH6~CH7,CH9~CH14:LDOs, 400mA max
 - ◆ CH8:Low noise, high PSRR LDO,100mA max
 - CH15:OTG Switch,1.5A max(Can not be used at the same time with the charger function)
- Package:7mmx7mm QFN68

1.3 TypicalApplication Diagrams





Fig. 1-1RK817 Typical Application Diagram

Chapter 2 Package information

2.1 Ordering information

| Orderable Device | RoHS status | Package | Package Qty |
|---------------------|----------------|------------|---|
| RK817-1 | RoHS | QFN68(7X7) | 2600ea/inner box* 6 inner boxes/outer box |

2.2 Top Marking



2.3 Dimension




Fig. 2-1QFN687mm X 7mm

| DECCRIPTION | SYMBOL | MILLIMETER | | | |
|----------------------|--------|---------------------|----------------------|------|--|
| DESCRIPTION | | MIN | NOM | MAX | |
| TOTAL THICKNESS | Α | 0.70 | 0.75 | 0.80 | |
| STAND OFF | A1 | 0 | 0.035 | 0.05 | |
| MOLD THICKNESS | A2 | - | 0.55 | 0.57 | |
| MATERIAL THICKNESS | A3 | - | 0.203 _{REF} | - | |
| PACKAGE SIZE | D | - | 7 _{BSC} | - | |
| PACKAGE SIZE | Е | - | 7 _{BSC} | - | |
| EP SIZE | D1 | 5.39 | 5.49 | 5.59 | |
| LP SIZL | E1 | 5.39 | 5.49 | 5.59 | |
| LEAD LENGTH | L | 0.30 | 0.4 | 0.50 | |
| LEAD PITCH | е | 0.35 _{BSC} | | | |
| LEAD WIDTH | b | 0.1 0.15 0.2 | | 0.2 | |
| LEAD OSITION OFFSET | aaa | 0.07 | | | |
| LEAD COPLANARITY | bbb | 0.08 | | | |
| PACKAGE EDGE PROFILE | ccc | 0.10 | | | |
| MOLD FLATNESS | ddd | 0.10 | | | |
| EP POSITION OFFSET | eee | 0.10 | | | |
| | fff | 0.05 | | | |

Note:

- 1. Coplanarity applies to leads, corner leads and die attach pad.
- 2. Dimension b applies to metalized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension b should not be measure in that radius area.

2.4 Pin Assignment




Fig. 2-2 Pin Assignment QFN7x7-68(Pitch=0.35mm)

2.5 Pinout Number Order

| PIN NO | PIN NAME | PIN DESCRIPTION | | | |
|--------|-------------|--|--|--|--|
| 1 | SCL | I2C clock input | | | |
| 2 | SDA | I2C data input and output(Open drain output) | | | |
| 3 | LDO7 | LDO7 output | | | |
| 4 | VCC7 | Power supply of LDO7/8/9 | | | |
| 5 | LDO8 | LDO8 output | | | |
| 6 | LDO9 | LDO9 output | | | |
| 7 | INT | Interrupt request pin, open drain | | | |
| 8 | FB2 | Output feedback voltage of buck2 | | | |
| 9 | SW2 | Switching node of buck2 | | | |
| 10 | VCC2 | Power supply of buck2 | | | |
| 11 | VCC1 | ower supply of buck1 | | | |
| 12 | SW1 | Switching node of buck1 | | | |
| 13 | FB1 | Output feedback voltage of buck1 | | | |
| 14 | LRCLK | he I2S framing clock | | | |
| 15 | BCLK | The I2S bit clock | | | |
| 16 | MCLK | The I2S main clock input pin | | | |
| 17 | SDI | The I2S DAC input data | | | |
| 18 | SDO/PDMDATA | The I2S ADC output data/PDM Data for the DSADC | | | |
| 19 | PDMCLK | PDM CLK for the DSADC OUTPUT | | | |
| 20 | LDO3 | LDO3 output | | | |

| PIN NO | PIN NAME | PIN DESCRIPTION | | | |
|----------|------------|--|--|--|--|
| 21 | LDO2 | LDO2 output | | | |
| 22 | VCC5 | Power supply of LDO1/2/3 | | | |
| 23 | LDO1 | LDO1 output | | | |
| 24 | VCC3 | Power supply of buck3 | | | |
| 25 | SW3 | Switching node of buck3 | | | |
| 26 | VBUCK3 | Output voltage of buck3 | | | |
| 27 | FB3 | Output feedback voltage of buck3 | | | |
| 28 | LDO4 | LDO4 output, internal power supply for I2S | | | |
| | | interface(Pin14~Pin19) | | | |
| 29 | LDO5 | LDO5 output | | | |
| 30 | VCC6 | Power supply of LDO4/5/6 | | | |
| 31 | LDO6 | LDO6 output | | | |
| 32 | SPKP_OUT | Positive speaker driver output | | | |
| 33 | VCC_SPK_HP | Power supply for speaker and head phone | | | |
| 34 | SPKN_OUT | Negative speaker driver output. | | | |
| 35 | VCC_CPVSS | Negative power supply for the headphone | | | |
| 36 | CPN | Negative switching node of the charger pump | | | |
| 37 | CPP | Positive switching node of the charger pump. | | | |
| 38 | VCC_CPVDD | Positive power supply for the headphone | | | |
| 39 | HPL_OUT | Left channel output of the headphone | | | |
| 40 | HP_SNS | Reference ground for the headphone | | | |
| 41 | HPR_OUT | Right channel output of the headphone | | | |
| 42 | MICIN | Negative input of the Microphone | | | |
| 43 | MICIP | Positive input of the Microphone | | | |
| 44 | VCC_1P8A | Power supply for internal 1.8V analog circuit | | | |
| 45 | VCC_RTC | Power supply filter | | | |
| 46 | VREF | Internal reference voltage | | | |
| 47 | GNDREF | Reference ground | | | |
| 48 | VCC_1P8D | Power supply for internal 1.8V digital circuit | | | |
| 49 | SLEEP | Sleep mode control input | | | |
| 50 | XIN | 32.768KHz crystal oscillator input | | | |
| 51 | XOUT | 32.768KHz crystal oscillator output | | | |
| 52 | PWRON | Power on key input, active low, internal 17k resistor pull high | | | |
| | | to VCC_RTC | | | |
| 53 | SW5 | Switching node of charger/boost | | | |
| 54 | MIDU/BOOST | Middle point of USB power supply / boost output | | | |
| 55 | USB/OTG | USB power supply/OTG output | | | |
| 56,57 | BAT | Positive battery terminal | | | |
| 58,59 | SYS | DC-DC regulator output to power the system load and charge the battery | | | |
| 60 | GATE/GPIO | Control the external PMOS to reduce the conduction resistance or GPIO function by register setting | | | |
| 61 | TS/GPIO | Connect the thermistor from this pin to ground. Or it can be used as an analog input pin of internal ADC if the control bit is | | | |
| 62 | SNSP | set to ADC function or GPIO function by register setting | | | |
| | | Bat charging and discharging sense current positive pin | | | |
| 63 | SNSN | Bat charging and discharging sense current negative pin | | | |
| 64 65 | FB4 | Output feedback voltage of buck4 | | | |
| | SW4 | Switching node of buck4 | | | |
| 66 | VCC4 | Power supply of buck4 | | | |

RK817 Datasheet

Rev 1.01

| PIN NO | PIN NAME | PIN DESCRIPTION | | | |
|---------|----------|---------------------------------------|--|--|--|
| 67 | RESETB | Reset pin after power on, active low; | | | |
| 68 | CLK32K | .768KHz clock output, open drain | | | |
| Exposed | Exposed | Ground | | | |
| pad | ground | | | | |



Chapter 3 Electrical Characteristics

3.1 Absolute Maximum Ratings

| Parameter | Min | Max | Units |
|--|------|------|-------|
| Voltage range on pins USB/OTG, MIDU/BOOST, SWx, | -0.3 | 6.5 | V |
| VCC1~7,VCC_RTC,VCC_SPK_HP,LDOx, SYS, BAT, | | | |
| FBx,VBUCK3,SPKP_OUT,SPKN_OUT | | | |
| Voltage range on pin CLK32K,RESETB, | -0.3 | 6.5 | V |
| SLEEP,SCL,SDA,INT,PWRON,XIN,SOUT, TS/GPIO,GATE/GPIO, | | | |
| Voltage range on pins | -0.3 | 6.5 | V |
| LRCLK,BCLK,MCLK,SDI,SDO/PDMCLK,PDMCLK, | | | |
| Voltage range on pins | -0.2 | 1.98 | V |
| SNSP,SNSN,VREF,VCC_1P8D,VCC_1P8A,MIC1N,MIC1P | | | |
| Voltage range on pins HP_SNS,HPR_OUT,HPL_OUT | -2.7 | 2.7 | V |
| Voltage range on pins VCC_CPVDD,CPP | -0.3 | 2.7 | V |
| Voltage range on pins VCC_CPVSS,CPN | -2.7 | 0.3 | V |
| Storage temperature range, T _S | -40 | 150 | လူ |
| Operating temperature range, T _J | -40 | 125 | ç |
| Maximum Soldering Temperature, T _{SOLDER} | | 300 | ပ္ |

Note:

Exposure to the conditions exceeded absolute maximum ratings may cause the permanent damages and affect the reliability and safety of both device and systems using the device. The functional operations cannot be guaranteed beyond specified values in the recommended conditions.

3.2 Recommended Operating Conditions

| Parameter | Min | TYP | Max | Units |
|-------------------------------|-----|-----|-----|-------|
| Voltage range on pins USB/OTG | 4 | 5 | 5.5 | V |
| Power Dissipation | | | 2 | W |

3.3 DC Characteristics

Test conditions: USB=5.0V,TA=25°C for typical values, unless otherwise noted.

| PARAMETERS | SYMBOL | CONDITION | MIN | TYP | MAX | UNIT |
|----------------------------------|-----------|----------------------------|-----|-----|-----|------|
| USB INPUT | | | | | | |
| USB Operating Range | V_{USB} | | 3.8 | 5 | 5.5 | V |
| UCD Invest Compart Limit | , | Default | 400 | 450 | 500 | mA |
| USB Input Current Limit | I_{USB} | Max current | 2.8 | 3 | 3.2 | А |
| USB input VoltageLimit | | 0.1V step, default=4.4V | 4 | | 4.7 | V |
| CHARGER | | | | | | |
| Charge current | I_{CC} | default=2A | 0.5 | | 3.5 | А |
| A/D CONVERTER | | | | | | |
| Voltage measuring ADC resolution | | | | 12 | | bits |

| PARAMETERS | SYMBOL | CONDITION | MIN | TYP | MAX | UNIT |
|---|---|---|--------|----------|------------|------|
| Range of USB/OTG voltage measurement | | | 1 | | 6 | V |
| Range of BAT voltage measurement | | | 0 | | 4.6 | V |
| Range of SYS voltage measurement | | | 1 | | 6 | V |
| Range of TS voltage measurement | | | 0 | | 1.2 | V |
| Current measuring ADC resolution | | | | 15 | | bits |
| Range of Current ADC measurement | | | -56.25 | | 56.25 | mV |
| SYS INPUT | | | | | | |
| BAT to SYS Resistance | | ISYS=200mA , VBAT=4.2V | | 0.08 | 0.12 | Ω |
| BAT to SYS Current Limit | IBATLIM | 0.5A step,default=3.5A | 2 | | 4 | А |
| | | SYS short | | 200 | | mA |
| CH1: BUCK DC-DC CONVI | _ | CK1) | | | T | 1 |
| Input supply voltage range Voltage Adjustable Range, 7bit | V _{INPUT1} V _{FB1} | Step=12.5mV(0.5 V< V_{FB1} <1.5) Step=100mV(1.5 | 0.5 | | 5.5 2.4 | V |
| Rated output current | I _{MAX1} | V< V _{FB1} <2.4) | | 2.5 | | Α |
| Conversion Efficiency(Vin=3.8V,Vout=1V) Iout=2.5A | *PIANI | | | 70 | | % |
| Iout=0.3A | | | | 85 | | |
| CH2: BUCK DC-DC CONVI | DTFD/RII | 7K2) | | | | |
| Input supply voltage range | V _{INPUT2} | JKZ) | 2.7 | | 5.5 | V |
| Voltage Adjustable Range, 7bit | V _{FB2} | Step=12.5mV(0.5 $V < V_{FB2} < 1.5$) Step=100mV(1.5 $V < V_{FB2} < 2.4$) | 0.5 | | 2.4 | V |
| Rated output current | I _{MAX2} | V V V FB2 \ Z \ -4) | | 2.5 | | Α |
| Conversion Efficiency(Vin=3.8V,Vout=1V) Iout=2.5A Iout=0.3A | | | | 70 85 | | % |
| CH3: BUCK DC-DC CONVI | ERTER(BUC | CK3) | | | | |
| Input supply voltage range | V _{INPUT3} | | 2.7 | | 5.5 | V |
| Feedback Voltage, Default | V _{FB3(Default)} | Selection of external resistor divider | 0.784 | 0.8 | 0.816 | V |
| Voltage Adjustable Range, 7bit | V _{FB3} | Step=12.5mV(0.5 $V < V_{FB3} < 1.5$) Step=100mV(1.5 $V < V_{FB3} < 2.4$) Selection of internal resistor divider | 0.5 | | 2.4 | V |
| Rated output current | I _{MAX3} | | | 1.5 | | Α |
| Conversion Efficiency(Vin=3.8V,Vout=1.5V) | | | | 80 | | % |
| Iout=1.5A Iout=0.3A | | | | 88 | | 70 |

| PARAMETERS | SYMBOL | CONDITION | MIN | TYP | MAX | UNIT |
|--|---------------------------|--|------|----------|------|------|
| CH4: BUCK DC-DC CONV | ERTER(BU | CK4) | | | | |
| Input supply voltage range | V _{INPUT4} | | 2.7 | | 5.5 | V |
| Voltage Adjustable Range, 7bit | V _{FB4} | | 0.5 | | 3.4 | V |
| Rated output current | I _{MAX4} | · | | 1.5 | | Α |
| Conversion Efficiency, (Vin=3.8V,Vout=3.3V) Iout=1 .5A Iout=300mA | | | | 85 95 | | % |
| CH5: BOOST DC-DC CONVERT | ER (BOOST |) | | | | |
| Input supply voltage range | V _{INPUT5} | , | 2.7 | | 4.4 | V |
| Output Voltage | V _{FB5} | Step=0.1v,default =5v | 4.7 | | 5.4 | V |
| Voltage, Default | V _{FB5(Default)} | | 4.90 | 5.0 | 5.10 | V |
| Rated output current | I _{MAX5} | | | 1.5 | | Α |
| CH6: LDO1 | | | | | | |
| Input supply voltage range | V_{INPUT6} | | 2 | | 5.5 | V |
| Vout | V _{OUT6} | Step=25mV | 0.6 | 100 | 3.4 | V |
| Rated output current | Імахб | V _{INPUT6} =3.6V, V _{OUT6} =3.3V RegLDO1_MAX=1 | | 400 | | mA |
| | | V _{INPUT6} =2V, V _{OUT6} =1.8V | | 200 | | mA |
| CH7: LDO2 | | | | | | |
| Input supply voltage range | V_{INPUT7} | | 2 | | 5.5 | V |
| V _{OUT} | V _{OUT7} | Step=25mV | 0.6 | 400 | 3.4 | V |
| Rated output current | Імах7 | V _{INPUT7} =3.6V, V _{OUT7} =3.3V RegLDO2_MAX=1 | | 400 | | mA |
| | | $V_{INPUT7}=2V$, $V_{OUT7}=1.8V$ | | 200 | | mA |
| CH8: LDO3 | | | | | | |
| Input supply voltage range | V _{INPUT8} | | 2 | | 5.5 | V |
| Vout | V _{OUT8} | Step=25mV | 0.6 | | 3.4 | V |
| Power Supply Reject Ratio (f = 10kHz, V _{OUT9} =1.1V) | PSRR8 | | | 65 | | dB |
| Rated output current | I _{MAX8} | V_{INPUT8} =3.6V, V_{OUT8} =3.3V RegLDO3_MAX=1 | | 100 | | mA |
| | | $V_{INPUT8}=2V$, $V_{OUT8}=1.8V$ | | 100 | | mA |
| CH9: LDO4 | | | | | | |
| Input supply voltage range | V_{INPUT9} | | 2 | | 5.5 | V |
| V _{OUT} | V _{OUT9} | Step=25mV | 0.6 | | 3.4 | V |
| Rated output current | Імахэ | V _{INPUT9} =3.6V, V _{OUT9} =3.3V RegLDO4_MAX=1 | | 400 | | mA |
| | | V _{INPUT9} =2V, V _{OUT9} =1.8V | | 200 | | mA |
| CH10: LDO5 | | | | | | |
| Input supply voltage range | $V_{INPUT10}$ | | 2 | | 5.5 | V |
| V _{OUT} | V _{OUT10} | Step=25mV | 0.6 | 400 | 3.4 | V |
| Rated output current | I _{MAX10} | $V_{INPUT10}$ =3.6V, V_{OUT} $_{10}$ =3.3V $RegLDO5_MAX$ =1 | | 400 | | mA |
| | | $V_{INPUT10}=2V$, $V_{OUT10}=1.8V$ | | 200 | | mA |
| CH11: LD06 | | | | | | |
| Input supply voltage range | $V_{INPUT11}$ | | 2 | | 5.5 | V |

| PARAMETERS | SYMBOL | CONDITION | MIN | TYP | MAX | UNIT |
|------------------------------------|----------------------|---|-----|--------|----------|----------|
| V _{OUT} | V _{OUT11} | Step=25mV | 0.6 | 400 | 3.4 | V |
| Rated output current | I _{MAX11} | V _{INPUT11} =3.6V, V _{OUT11} =3.3V | | 400 | | mA |
| | | RegLDO6_MAX=1 | | | | |
| | | $V_{INPUT11}=2V$, | | 200 | | mA |
| | | V _{OUT11} =1.8V | | | | |
| CH12: LD07 | | | | | | |
| Input supply voltage range | $V_{INPUT12}$ | | 2 | | 5.5 | V |
| V _{OUT} | V _{OUT12} | Step=25mV | 0.6 | | 3.4 | V |
| Rated output current | I _{MAX12} | V _{INPUT12} =3.6V, | | 400 | | mA |
| | | V _{OUT12} =3.3V RegLDO7_MAX=1 | | | | |
| | | $V_{INPUT12}=2V$, | | 200 | | mA |
| | | V _{OUT12} =1.8V | | 200 | . (7) | 11.7 |
| CH13: LDO8 | | | | | | |
| Input supply voltage range | $V_{INPUT13}$ | | 2 | X | 5.5 | V |
| V _{OUT} | V _{OUT13} | Step=25mV | 0.6 | | 3.4 | V |
| Rated output current | I _{MAX13} | $V_{INPUT13}=3.6V$, | | 400 | | mA |
| | | V _{OUT13} =3.3V | | | | |
| | | RegLDO8_MAX=1 V _{INPUT13} =2V, | | 200 | | mA |
| | | VINPUT13=2V, V _{OUT13} =1.8V | | 200 | | IIIA |
| CH14: LD09 | • | 00113 | | | <u> </u> | <u> </u> |
| Input supply voltage range | V _{INPUT14} | | 2 | | 5.5 | V |
| V _{OUT} | V _{OUT14} | Step=25mV | 0.6 | | 3.4 | V |
| Rated output current | I _{MAX14} | V _{INPUT14} =3.6V, | | 400 | | mA |
| | | V _{OUT14} =3.3V | | | | |
| | | RegLDO9_MAX=1 | | 200 | | |
| | | $V_{INPUT14}=2V$, $V_{OUT14}=1.8V$ | | 200 | | mA |
| CH15: OTG | | V00114-1.0V | | | | |
| Input supply voltage range | V _{INPUT15} | | 4.7 | | 5.4 | V |
| Rdson_OTG | 1111 0113 | | | 90 | | mohm |
| Rated output current | I _{MAX15} | | | 1500 | | mA |
| ClassD Audio PA | | | | | | |
| Input supply voltage range | V _{INPUT14} | VCC_SPK_HP | 2.7 | | 5.5 | V |
| THD+N | | 1KHz, | | 0.1 | | % |
| | | Po=0.4Wrms, VCC_SPK_HP | | | | |
| | | =3.8V | | | | |
| RMS Power | | 8 ohm load, | | 700 | | mW |
| | | VCC_SPK_HP | | | | |
| | | =3.8V, | | | | |
| | | THD+N=1% | | 1100 | | |
| | | 8 ohm load, VCC_SPK_HP | | 1100 | | mW |
| | | =5V, THD+N=1% | | | | |
| | | 8 ohm load, | | 1300 | | mW |
| | | VCC_SPK_HP | | 1300 | | |
| | | =5V, | | | | |
| | | THD+N=10% | | | | |
| PSRR | | 217Hz, | | 65 | | dB |
| | 1 | VCC_SPK_HP | | | | |
| | | | | |] | |
| | | =200mVpk- pk+3.8V. | | | | |
| Output Offset Voltage | | =200mVpk- pk+3.8V, VCC_SPK_HP | | +/- 15 | | mV |
| | | pk+3.8V, VCC_SPK_HP =3.8V | | _ | | |
| Output Offset Voltage Noise Level | | pk+3.8V, VCC_SPK_HP =3.8V VCC_SPK_HP | | +/- 15 | | mV uV |
| | | pk+3.8V, VCC_SPK_HP =3.8V VCC_SPK_HP =3.8V 0dB Gain, | | _ | | |
| Noise Level | | pk+3.8V, VCC_SPK_HP =3.8V VCC_SPK_HP =3.8V 0dB Gain, 8ohm, A-weighted | | 100 | | uV |
| | | pk+3.8V, VCC_SPK_HP =3.8V VCC_SPK_HP =3.8V 0dB Gain, | | _ | | |

| PARAMETERS | SYMBOL | CONDITION | MIN | TYP | MAX | UNIT |
|---|------------------|--|------------------|-----|-------------|----------|
| Quiescent current | | No load, VCC_SPK_HP =3.8 | | 4 | | mA |
| DAC to Head phone outputs | | 3.0 | | ı | 1 | <u> </u> |
| Full scale output level | | RL=32ohm | | 0.5 | | Vrms |
| | | RL=300ohm | | 0.8 | | Vrms |
| Signal to Noise Ratio | SNR | A-weighted RL=32ohm, - 60dBFS, Fs=48KHz | | 97 | | dB |
| Total Harmonic Distortion + Noise | THD+N | A-weighted RL=32ohm - 3dBFS Fs=48KHz | | -75 | | dB |
| ADC stereo input | | | | | | |
| Full sale input voltage | | Vpp | | 1 | | V |
| SNR | | A-weighted, - 60dBFS,Fs=48KH z | | 88 | | dB |
| THD+N | | A-weighted 997Hz -3dBFS Differential input signal, Fs=48KHz | | -75 | | dB |
| I2C interface (7bits I2C add | | | | | | |
| SCL clock frequency | f _{SCL} | | | | 1000 | KHz |
| LOGIC INPUT | | | | 1 | 1 | |
| Input LOW-Level Voltage | V _{IL} | | 1.00.41 | | 0.4 | V |
| Input HIGH-Level Voltage: LRCLK,BCLK,MCLK,SDI,PDMCL K | V _{IH1} | | LDO4* 0.7 | | VCC_RT C | V |
| Input HIGH-Level Voltage: SCL,SDA,SLEEP,PWRON,TS/GPI O,GATE/GPIO,RESETB | V _{IH2} | | VCC_1P 8D*0.7 | | VCC_RT C | V |
| LOGIC OUTPUT | | | | | | |
| LOW-Level Output Voltage, 3.0 mA sink current | V _{OL} | | | | 0.4 | V |
| HIGH-Level Output Voltage, | V _{OH1} | | LD04- | | LDO4 | V |
| 3.0 mA source current: | | | 0.4 | | | |
| LRCLK,BCLK,SDO/PDMDATA | | | | | | |
| HIGH-Level Output Voltage, | V _{OH2} | | VCC_RT | | | V |
| 3.0 mA source current: | V OH2 | | C-0.4 | | VCC_RT | |
| TS/GPIO,GATE/GPIO | | | C-0.4 | | VCC_KI | |
| OPEN DRAIN OUTPUT PI | N | <u> </u> | | | <u> </u> | 1 |
| CLK32K,RESETB,INT,SDA | | | | | | |
| | l | l | | L | | |

Chapter 4 Function Description

4.1 POWER UP/POWER DOWN

The RK817 can be powered by either a battery, or an external power supply through the USB port. When the PMIC is powered by a battery only, pressing the PWRON key powers up the PMIC. All the power channels start up at the default output voltages with a preset power up sequence, which has 2mS intervals between the channels. When the power up process is done, the RESETB turns to high logic level to inform the processor that all the power rails are up and stable. And now the processor can communicate with the PMIC to re-configure the output voltage of each power channel if needed.

To power down the PMIC, the processor needs to issue a "power down" signal through the I²C interface. Upon receiving the power down signal, the PMIC first saves all the information on the existing states, and then switches the RESETB to low logic level. At this point, the power channels start to be turned off one after another with the power down sequence. If for any reason the processor fails to issue the power down signal, the PMIC can be powered off by "pressing and holding" the PWRON key.

In a case where a battery is the sole power supply and the PMIC is in off state, when an external power supply is plugged into the USB, the PMIC will first check to see if this is a valid power supply. If the power supply from the USB is valid, then the power channels are turned on and the battery is charged.

4.2 SWITCHING CHARGER

The RK817 has integrated a switch mode charger, which provides the functions like trickle current charging, constant current charging, constant voltage charging, charging termination, automatic recharging, battery temperature monitoring, charging timer and thermal feedback protection. The values of constant current and constant voltage charging can be set through $\rm I^2C$ interface.

The input average current limit function allows as large as possible a charging current to be used without having to worry about the input current exceeding the maximum current allowed by the USB port. The input current limits can be configured through I^2C interface. For example, when an USB port is used as the input, the input current limit can be configured to either 450mA, or 850mA, to meet the requirements of USB2.0 and USB3.0 respectively.

The charger also has a timer function which sets the maximum charging time for trickle, constant current and constant voltage charging, respectively. If the charging does not complete when a preset maximum charging time is reached, the charging is terminated.

The battery temperature can be monitored through the TS pin. A battery typically has a thermistor inside. The RK817 sinks a constant current into the thermistor and senses the voltage across the thermistor through an internal ADC. A safe charging temperature range is preset in the PMIC. The charging can proceed normally if the battery temperature falls within the preset range. If, however, the battery temperature goes either above the upper limit or below the lower limit of the preset range, the charging will pause until the battery temperature goes back in the preset range. If the value of the available thermistor is either too large or too small, a normal resistor can be connected in series or in parallel with the thermistor so that the sensed voltage fits the ADC's input range.

During Charging, Vsyswill be set to 3.6V when the battery voltage is below 3.6V. This design is to guarantee that when an external power supply is plugged into the USB port to charge the battery while the battery voltage is low, the Vsys is already at 3.6V, which allows the PMIC to start up quickly without having to wait for the Vsys ramping up.

4.3 POWER PATH MANAGEMENT

A power path management function is integrated in the RK817, which, together with the accurate input current limit function, can provide intelligent power path control. In a power path control process, the PMIC gives the outputs, or the system loads, the highest priority of using the input power. The battery is getting charged only if the input power is greater than the output power required by the system loads. The intelligent power path control function automatically reduces the charging current when the output power required by the loads increases. In an extreme case where the required output power is greater than the input power, the charging current will be cut off and the battery will join the input power supply to provide power to the load. This is how the intelligent power path control works: As the system power loading increases, the PMIC will draw more input current from the power supply to meet the output power requirement while keep the charging current unchanged. If the system power loading continues to increase to the point where the input current limit is reached, then the PMIC will lower the charging current so that enough power still goes to the load. If the system power loading further increases and due to the input current limit, the input power can not meet the output power requirement, then the battery will start to discharge to supply power to the load together with the USB power supply. If for some reason the USB is unplugged, the battery will automatically switched in to take over the USB power supply and provide full power to the load. The wide power path loop bandwidth allows all the above mentioned power path switching transient to be quick and seamless and therefore no overshoot and notch occur at the system and output voltages.

To minimize the loss from the voltage drop along the current path when the battery is charged or discharged, a $100m\Omega$ MOSFET is integrated in the RK817 to serve as a control switch as well as the power switch of the switching mode battery charger.

4.4 THERMAL FOLDBACK

Generally speaking, the higher the operating junction temperature is, the shorter the chip's life time. Therefore, keeping the operating junction temperature as low as possible is one of the keys in reliability design. The RK817 provides a thermal feedback protection function for charging process. When the die temperature reaches a preset value, the PMIC will lower the charging current so as to keep the die temperature within an appropriate range. The life time of the PMIC equipped with this function can be reliably prolonged and no overheat damage will occur.

4.5 BATTERY FUEL GAUGE

The RK817 provides an accurate battery fuel gauge. A 12-bit battery voltage ADC and a 15-bit battery current ADC are integrated in the RK817 to collect the information on the battery, such as battery voltage, charging/discharging status, battery temperature, etc. Using the proprietary algorithms and the information collected by the ADC, the battery fuel gauge can accurately calculate the battery capacity based on the charging/discharging characteristics of the battery preloaded in the system. The gauge then sends the battery capacity information to the processor through the I²C interface.

4.6 BUCK CONVERTERS

The RK817 provides four high current synchronous buck converters, which deliver up to 2.5A, 2.5A, 1.5A and 1.5A, respectively. An enhanced COT architecture is used, which improves the transient response significantly. All output voltages can be adjusted dynamically during operation through DVS (Dynamic Voltage Scaling), which guarantees a linear and gradual voltage ramping up and down. A complete set of protection functions, such as short circuit protection, is implemented in the buck converters too.

The key parameters such as operating mode, output voltage, DVS change rate, and output current limit can be configured through the I²C interface.

4.7 BOOST CONVERTER

The synchronous boost converter has 1.5A current capability and is used to power the OTG. The OTG has a built-in current limiting switch, which can effectively protect the boost converter from being damaged if a short circuit occurs at the OTG port.

As the USB input port and the OTG output port share a same pin, when the USB port is being used as a power supply and charging the battery, the OTG switch is forbidden to be turned on. Only when there is no external power supply plugged into the USB port, can the OTG be turned on and serve as a power supply.

The key parameters such as operating mode, output voltage, and output current limit can be configured through the I²C interface.

4.8 LOW DROPOUT REGULATORS (LDOS)

The RK817 also integrates nine LDOs, with 8 LDOs (Ch6, Ch7, Ch9 \sim Ch14) capable of providing up to 400mA and one LDO (CH8) providing maximum 100mA. The LDO on CH8 is a low noise, high PSRR LDO. The parameters such as output voltage in the different operating modes can be adjusted through the $\rm I^2C$ interface.

4.9 REAL TIME CLOCK (RTC)

The RK817 integrates a crystal oscillator buffer and a real time clock (RTC). The buffer works with an external 32.768kHz crystal oscillator. With the RTC function, the PMIC provides second/minute/hour/day/month/year information, alarm wake up as well as time calibration. The RK817 provides one channel of 32.768kHz clocks with open drain outputs, where it is default on and is controlled through I²C interface.

4.10RC OSCILLATOR

The RK817 integrates an RC oscillator. If the external crystal oscillator is not connected, the chip will be driven by the internal RC oscillator. Without external crystal oscillator, the system costs can be saved, but the RTC and the fuel gauge will be inaccurate.

4.11I2S interface

The RK817 supports I2S for the digital audio data interface. The I2S/PCM audio digital interface is used to input data to a stereo DAC or output data from a stereo ADC. The I2S/PCM audio interface can be configured to Master mode or Slave mode. In Master Mode, BCLK and LRCLK are configured as output, but MCLK is fixed as input. In Slave Mode, BCLK and LRCLK are configured as input, and the MCLK is still as input.

4.12Audio CODEC

The RK817 integrates a high performance stereo ADC and a high performance stereo DAC.

The audio recording path is composed of MIC_PGA and audio ADC.

4.13 Head Phone driver

The RK817 integrates a stereo output and with cap-free type headphone amplifier. It doesn't need to connect external capacitance, and can connect to earphone device directly.

4.14ClassD driver

The RK817 integrates a high efficiency stereo Class-D type amplifier capable of delivering 1.3W of power on an 8ohm BTL load from a 5V power supply. It integrates over-current protection.

4.15 POWER SEQUENCE

| | | | RK81 | 17-1 |
|-------|-------------------------------|---------|---------|----------|
| | | Maximum | | . (2) |
| | | output | Default | Start up |
| | Range of output voltage | current | voltage | sequence |
| BUCK1 | 0.5V-2.4V | 2.5A | 1.1V | 1 |
| BUCK2 | 0.5V-2.4V | 2.5A | 1.1V | 1 |
| | X(external divided resistor) | | | |
| BUCK3 | Or 0.5V-2.4v(internal divided | 1.5A | x | 3 |
| | resistor) | | | |
| BUCK4 | 0.5V-3.4V | 1.5A | 3.0V | 4 |
| BOOST | 4.7V-5.4V | 1.5A | 5.0V | OFF |
| LDO1 | 0.6V-3.4V | 400mA | 1.0V | 2 |
| LDO2 | 0.6V-3.4V | 400mA | 1.8V | 2 |
| LDO3 | 0.6V-3.4V | 400mA | 1.0V | 1 |
| LDO4 | 0.6V-3.4V | 100mA | 3.0V | 4 |
| LDO5 | 0.6V-3.4V | 400mA | 3.0V | 4 |
| LDO6 | 0.6V-3.4V | 400mA | 3.0V | 4 |
| LDO7 | 0.6V-3.4V | 400mA | 2.8V | OFF |
| LDO8 | 0.6V-3.4V | 400mA | 1.8V | OFF |
| LDO9 | 0.6V-3.4V | 400mA | 1.5V | OFF |
| OTG | Equals to BOOST | 1.5A | 5.0V | OFF |

Table 4-1Power up/down sequence(x:BUCK3 voltage determined by external divided resistor)

Chapter 5 Register Description

5.1 Register Summary

| Name | Offset | Size | Reset Value | Description |
|-----------------------|--------|------|----------------|-------------|
| RTC_SECONDS | 0x0000 | В | 0x00 | |
| RTC_MINUTES | 0x0001 | В | 0x00 | |
| RTC_HOURS | 0x0002 | В | 0x09 | |
| RTC_DAYS | 0x0003 | В | 0x04 | |
| RTC_MONTHS | 0x0004 | В | 0x08 | |
| RTC_YEARS | 0x0005 | В | 0x17 | |
| RTC_WEEKS | 0x0006 | В | 0x05 | |
| RTC_ALARM_SECONDS | 0x0007 | В | 0x00 | |
| RTC_ALARM_MINUTES | 0x0008 | В | 0x00 | |
| RTC_ALARM_HOURS | 0x0009 | В | 0x00 | |
| RTC_ALARM_DAYS | 0x000a | В | 0x01 | |
| RTC_ALARM_MONTHS | 0x000b | В | 0x01 | |
| RTC_ALARM_YEARS | 0x000c | В | 0x00 | |
| RTC_RTC_CTRL | 0x000d | В | 0x00 | |
| RTC_RTC_STATUS | 0x000e | В | 0x82 | |
| RTC_RTC_INT | 0x000f | В | 0x00 | |
| RTC_RTC_COMP_LSB | 0x0010 | В | 0x00 | |
| RTC_RTC_COMP_MSB | 0x0011 | В | 0x00 | |
| CODEC_DTOP_VUCTL | 0x0012 | В | 0x03 | |
| CODEC_DTOP_VUCTIME | 0x0013 | В | 0x00 | |
| CODEC_DTOP_LPT_SRST | 0x0014 | В | 0x00 | |
| CODEC_DTOP_DIGEN_CLKE | 0x0015 | В | 0x00 | |
| CODEC_AREF_RTCFG1 | 0x0017 | В | 0x06 | |
| CODEC_AADC_CFG0 | 0x0018 | В | 0xc8 | |
| CODEC_DADC_VOLL | 0x001a | В | 0x00 | |
| CODEC_DADC_VOLR | 0x001b | В | 0x00 | |
| CODEC_DADC_SR_ACL0 | 0x001e | В | 0x00 | |
| CODEC_DADC_ALC1 | 0x001f | В | 0x00 | |
| CODEC_DADC_ALC2 | 0x0020 | В | 0x00 | |
| CODEC_DADC_NG | 0x0021 | В | 0x00 | |
| CODEC_DADC_HPF | 0x0022 | В | 0x00 | |
| CODEC_DADC_RVOLL | 0x0023 | В | 0xff | |
| CODEC_DADC_RVOLR | 0x0024 | В | 0xff | |
| CODEC_AMIC_CFG0 | 0x0027 | В | 0x70 | |
| CODEC_AMIC_CFG1 | 0x0028 | В | 0x00 | |
| CODEC_DMIC_PGA_GAIN | 0x0029 | В | 0x66 | |
| CODEC_DMIC_LMT1 | 0x002a | В | 0x00 | |
| CODEC_DMIC_LMT2 | 0x002b | В | 0x00 | |
| CODEC_DMIC_NG1 | 0x002c | В | 0x00 | |

| Name | Offset | Size | Reset Value | Description |
|------------------------|--------|------|----------------|-------------|
| CODEC_DMIC_NG2 | 0x002d | В | 0x00 | |
| CODEC_ADAC_CFG1 | 0x002f | В | 0x07 | |
| CODEC_DDAC_POPD_DACST | 0x0030 | В | 0x82 | |
| CODEC_DDAC_VOLL | 0x0031 | В | 0x00 | |
| CODEC_DDAC_VOLR | 0x0032 | В | 0x00 | |
| CODEC_DDAC_SR_LMT0 | 0x0035 | В | 0x00 | |
| CODEC_DDAC_LMT1 | 0x0036 | В | 0x00 | |
| CODEC_DDAC_LMT2 | 0x0037 | В | 0x00 | |
| CODEC_DDAC_MUTE_MIXCTL | 0x0038 | В | 0xa0 | + 1 |
| CODEC_DDAC_RVOLL | 0x0039 | В | 0xff | ~/0 |
| CODEC_DDAC_RVOLR | 0x003a | В | 0xff | |
| CODEC_AHP_ANTI0 | 0x003b | В | 0x00 | |
| CODEC_AHP_ANTI1 | 0x003c | В | 0x00 | |
| CODEC_AHP_CFG0 | 0x003d | В | 0xe0 | |
| CODEC_AHP_CFG1 | 0x003e | В | 0x1f | |
| CODEC_AHP_CP | 0x003f | В | 0x09 | |
| CODEC_ACLASSD_CFG1 | 0x0040 | В | 0x69 | |
| CODEC_ACLASSD_CFG2 | 0x0041 | В | 0x44 | |
| CODEC_APLL_CFG0 | 0x0042 | В | 0x04 | |
| CODEC_APLL_CFG1 | 0x0043 | В | 0x00 | |
| CODEC_APLL_CFG2 | 0x0044 | В | 0x30 | |
| CODEC_APLL_CFG3 | 0x0045 | В | 0x19 | |
| CODEC_APLL_CFG4 | 0x0046 | В | 0x65 | |
| CODEC_APLL_CFG5 | 0x0047 | В | 0x01 | |
| CODEC_DI2S_CKM | 0x0048 | В | 0x01 | |
| CODEC_DI2S_RSD | 0x0049 | В | 0x00 | |
| CODEC_DI2S_RXCR1 | 0x004a | В | 0x00 | |
| CODEC_DI2S_RXCR2 | 0x004b | В | 0x17 | |
| CODEC_DI2S_RXCMD_TSD | 0x004c | В | 0x00 | |
| CODEC DI2S TXCR1 | 0x004d | В | 0x00 | |
| CODEC_DI2S_TXCR2 | 0x004e | В | 0x17 | |
| CODEC DI2S TXCR3_TXCMD | 0x004f | В | 0x00 | |
| gas_gauge_ADC_CONFIG0 | 0x0050 | В | 0x8c | |
| gas_gauge_ADC_CONFIG1 | 0x0055 | | 0x30 | |
| gas_gauge_GG_CON | 0x0056 | | 0x44 | |
| gas_gauge_GG_STS | 0x0057 | В | 0x00 | |
| gas_gauge_RELAX_THRE_H | 0x0058 | | 0x00 | |
| gas_gauge_RELAX_THRE_L | 0x0059 | | 0x60 | |
| gas_gauge_RELAX_VOL1_H | 0x005a | | 0x00 | |
| gas_gauge_RELAX_VOL1_L | 0x005b | | 0x00 | |
| gas_gauge_RELAX_VOL2_H | 0x005c | | 0x00 | |
| gas_gauge_RELAX_VOL2_L | 0x005d | | 0x00 | |
| gas_gauge_RELAX_CUR1_H | 0x005e | | 0x00 | |

| Name | Offset | Size | Reset Value | Description |
|------------------------|--------|------|----------------|-------------|
| gas_gauge_RELAX_CUR1_L | 0x005f | В | 0x00 | |
| gas_gauge_RELAX_CUR2_H | 0x0060 | В | 0x00 | |
| gas_gauge_RELAX_CUR2_L | 0x0061 | В | 0x00 | |
| gas_gauge_OCV_THRE_VOL | 0x0062 | В | 0x00 | |
| gas_gauge_OCV_VOL_H | 0x0063 | В | 0x00 | |
| gas_gauge_OCV_VOL_L | 0x0064 | В | 0x00 | |
| gas_gauge_OCV_VOL0_H | 0x0065 | В | 0x00 | |
| gas_gauge_OCV_VOL0_L | 0x0066 | В | 0x00 | |
| gas_gauge_OCV_CUR_H | 0x0067 | В | 0x00 | |
| gas_gauge_OCV_CUR_L | 0x0068 | В | 0x00 | |
| gas_gauge_OCV_CUR0_H | 0x0069 | В | 0x00 | |
| gas_gauge_OCV_CUR0_L | 0x006a | В | 0x00 | |
| gas_gauge_PWRON_VOL_H | 0x006b | В | 0x00 | |
| gas_gauge_PWRON_VOL_L | 0x006c | В | 0x00 | |
| gas_gauge_PWRON_CUR_H | 0x006d | В | 0x00 | |
| gas_gauge_PWRON_CUR_L | 0x006e | В | 0x00 | |
| gas_gauge_OFF_CNT | 0x006f | В | 0x00 | |
| gas_gauge_Q_INIT_H3 | 0x0070 | В | 0x00 | |
| gas_gauge_Q_INIT_H2 | 0x0071 | В | 0x00 | |
| gas_gauge_Q_INIT_L1 | 0x0072 | В | 0x00 | |
| gas_gauge_Q_INIT_L0 | 0x0073 | В | 0x00 | |
| gas_gauge_Q_PRES_H3 | 0x0074 | В | 0x00 | |
| gas_gauge_Q_PRES_H2 | 0x0075 | В | 0x00 | |
| gas_gauge_Q_PRES_L1 | 0x0076 | В | 0x00 | |
| gas_gauge_Q_PRES_L0 | 0x0077 | В | 0x00 | |
| gas_gauge_BAT_VOL_H | 0x0078 | В | 0x00 | |
| gas_gauge_BAT_VOL_L | 0x0079 | В | 0x00 | |
| gas_gauge_BAT_CUR_H | 0x007a | В | 0x00 | |
| gas_gauge_BAT_CUR | 0x007b | В | 0x00 | |
| gas_gauge_BAT_TS_H | 0x007c | В | 0x00 | |
| gas_gauge_BAT_TS_L | 0x007d | В | 0x00 | |
| gas_gauge_USB_VOL_H | 0x007e | В | 0x00 | |
| gas_gauge_USB_VOL_L | 0x007f | В | 0x00 | |
| gas_gauge_SYS_VOL_H | 0x0080 | В | 0x00 | |
| gas_gauge_SYS_VOL_L | 0x0081 | В | 0x00 | |
| gas_gauge_Q_MAX_H3 | 0x0082 | В | 0x00 | |
| gas_gauge_Q_MAX_H2 | 0x0083 | В | 0x00 | |
| gas_gauge_Q_MAX_L1 | 0x0084 | В | 0x00 | |
| gas_gauge_Q_MAX_L0 | 0x0085 | В | 0x00 | |
| gas_gauge_Q_TERM_H3 | 0x0086 | | 0x00 | |
| gas_gauge_Q_TERM_H2 | 0x0087 | В | 0x00 | |
| gas_gauge_Q_TERM_L1 | 0x0088 | В | 0x00 | |
| gas_gauge_Q_TERM_L0 | 0x0089 | В | 0x00 | |

| Name | Offset | Size | Reset Value | Description |
|------------------------------------|--------|------|----------------|-------------|
| gas_gauge_Q_OCV_H3 | 0x008a | В | 0x00 | |
| gas_gauge_Q_OCV_H2 | 0x008b | В | 0x00 | |
| gas_gauge_Q_OCV_L1 | 0x008c | В | 0x00 | |
| gas_gauge_Q_OCV_L0 | 0x008d | В | 0x00 | |
| gas_gauge_OCV_CNT | 0x008e | В | 0x00 | |
| gas_gauge_SLEEP_CON_SAMP _CUR_H | 0x008f | В | 0x00 | |
| gas_gauge_SLEEP_CON_SAMP _CUR | 0x0090 | В | 0x60 | . 0 |
| gas_gauge_CAL_OFFSET_H | 0x0091 | В | 0x7f | \ 0" |
| gas_gauge_CAL_OFFSET_L | 0x0092 | В | 0xff | |
| gas_gauge_VCALIB0_H | 0x0093 | В | 0x00 | |
| gas_gauge_VCALIB0_L | 0x0094 | В | 0x00 | |
| gas_gauge_VCALIB1_H | 0x0095 | В | 0x00 | |
| gas_gauge_VCALIB1_L | 0x0096 | В | 0x00 | |
| gas_gauge_IOFFSET_H | 0x0097 | В | 0x00 | |
| gas_gauge_IOFFSET_L | 0x0098 | В | 0x00 | |
| gas_gauge_BAT_R0 | 0x0099 | В | 0x00 | |
| gas_gauge_BAT_R1 | 0x009a | В | 0x00 | |
| gas_gauge_BAT_R2 | 0x009b | В | 0x00 | |
| gas_gauge_BAT_R3 | 0x009c | В | 0x00 | |
| gas_gauge_DATA0 | 0x009d | В | 0x00 | |
| gas_gauge_DATA1 | 0x009e | В | 0x00 | |
| gas_gauge_DATA2 | 0x009f | В | 0x00 | |
| gas_gauge_DATA3 | 0x00a0 | В | 0x00 | |
| gas_gauge_DATA4 | 0x00a1 | В | 0x00 | |
| gas_gauge_DATA5 | 0x00a2 | В | 0x00 | |
| gas_gauge_DATA6 | 0x00a3 | В | 0x00 | |
| gas_gauge_DATA7 | 0x00a4 | В | 0x00 | |
| gas_gauge_DATA8 | 0x00a5 | В | 0x00 | |
| gas_gauge_DATA9 | 0x00a6 | В | 0x00 | |
| gas_gauge_DATA10 | 0x00a7 | В | 0x00 | |
| gas_gauge_DATA11 | 0x00a8 | В | 0x00 | |
| gas_gauge_VOL_ADC_B3 | 0x00a9 | В | 0x00 | |
| gas_gauge_VOL_ADC_B2 | 0x00aa | В | 0x00 | |
| gas_gauge_VOL_ADC_B1 | 0x00ab | В | 0x00 | |
| gas_gauge_VOL_ADC_B_7_0 | 0x00ac | В | 0x00 | |
| gas_gauge_CUR_ADC_K3 | 0x00ad | В | 0x00 | |
| gas_gauge_CUR_ADC_K2 | 0x00ae | В | 0x00 | |
| gas_gauge_CUR_ADC_K1 | 0x00af | В | 0x00 | |
| gas_gauge_CUR_ADC_K0 | 0x00b0 | В | 0x00 | |
| PMIC_POWER_EN0 | 0x00b1 | В | 0x0f | |
| PMIC_POWER_EN1 | 0x00b2 | В | 0x0f | |

| Name | Offset | Size | Reset Value | Description |
|------------------------|--------|------|----------------|-------------|
| PMIC_POWER_EN2 | 0x00b3 | В | 0x06 | |
| PMIC_POWER_EN3 | 0x00b4 | В | 0x00 | |
| PMIC_POWER_SLP_EN0 | 0x00b5 | В | 0x0f | |
| PMIC_POWER_SLP_EN1 | 0x00b6 | В | 0x6f | |
| PMIC_POWER_DISCHRG_EN0 | 0x00b7 | В | 0xff | |
| PMIC_POWER_DISCHRG_EN1 | 0x00b8 | В | 0xff | |
| PMIC_POWER_CONFIG | 0x00b9 | В | 0x00 | |
| PMIC_BUCK1_CONFIG | 0x00ba | В | 0x64 | |
| PMIC_BUCK1_ON_VSEL | 0x00bb | В | 0x28 | |
| PMIC_BUCK1_SLP_VSEL | 0x00bc | В | 0x28 | |
| PMIC_BUCK2_CONFIG | 0x00bd | В | 0x64 | |
| PMIC_BUCK2_ON_VSEL | 0x00be | В | 0x28 | |
| PMIC_BUCK2_SLP_VSEL | 0x00bf | В | 0x28 | |
| PMIC_BUCK3_CONFIG | 0x00c0 | В | 0x64 | |
| PMIC_BUCK3_ON_VSEL | 0x00c1 | В | 0x50 | |
| PMIC_BUCK3_SLP_VSEL | 0x00c2 | В | 0x50 | 7 |
| PMIC_BUCK4_CONFIG | 0x00c3 | В | 0x64 | |
| PMIC_BUCK4_ON_VSEL | 0x00c4 | В | 0x62 | |
| PMIC_BUCK4_SLP_VSEL | 0x00c5 | В | 0x62 | |
| PMIC_BUCK4_CMIN | 0x00c6 | В | 0x04 | |
| PMIC_LDO1_ON_VSEL | 0x00cc | В | 0x6c | |
| PMIC_LDO1_SLP_VSEL | 0x00cd | В | 0x6c | |
| PMIC_LDO2_ON_VSEL | 0x00ce | В | 0x10 | |
| PMIC_LDO2_SLP_VSEL | 0x00cf | В | 0x10 | |
| PMIC_LDO3_ON_VSEL | 0x00d0 | В | 0x6c | |
| PMIC_LDO3_SLP_VSEL | 0x00d1 | В | 0x6c | |
| PMIC_LDO4_ON_VSEL | 0x00d2 | В | 0x10 | |
| PMIC_LDO4_SLP_VSEL | 0x00d3 | В | 0x10 | |
| PMIC_LDO5_ON_VSEL | 0x00d4 | В | 0x30 | |
| PMIC_LDO5_SLP_VSEL | 0x00d5 | В | 0x30 | |
| PMIC_LDO6_ON_VSEL | 0x00d6 | В | 0x30 | |
| PMIC_LDO6_SLP_VSEL | 0x00d7 | В | 0x30 | |
| PMIC_LDO7_ON_VSEL | 0x00d8 | В | 0x30 | |
| PMIC_LDO7_SLP_VSEL | 0x00d9 | В | 0x30 | |
| PMIC_LDO8_ON_VSEL | 0x00da | В | 0x6c | |
| PMIC_LDO8_SLP_VSEL | 0x00db | В | 0x6c | |
| PMIC_LDO9_ON_VSEL | 0x00dc | В | 0x58 | |
| PMIC_LDO9_SLP_VSEL | 0x00dd | В | 0x58 | |
| PMIC_BOOST_OTG_CONFIG0 | 0x00de | В | 0x0b | |
| PMIC_BOOST_CONFIG1 | 0x00df | В | 0x33 | |
| PMIC_CHRG_OUT | 0x00e4 | В | 0xa2 | |
| PMIC_CHRG_IN | 0x00e5 | В | 0xc8 | |
| PMIC_CHRG_TERM | 0x00e6 | В | 0xc1 | |

| Name | Offset | Size | Reset Value | Description |
|----------------------|--------|------|----------------|-------------|
| PMIC_CHRG_TERM_DIG | 0x00e7 | В | 0x00 | |
| PMIC_BAT_HTS_TS | 0x00e8 | В | 0x00 | |
| PMIC_BAT_LTS_TS | 0x00e9 | В | 0xff | |
| PMIC_CHRG_TO | 0x00ea | В | 0x22 | |
| PMIC_CHRG_STS | 0x00eb | В | 0x00 | |
| PMIC_BAT_DISCHRG | 0x00ec | В | 0x0a | |
| PMIC_CHIP_NAME | 0x00ed | В | 0x81 | |
| PMIC_CHIP_VER | 0x00ee | В | 0x72 | |
| PMIC_OTP_VER | 0x00ef | В | 0x00 | |
| PMIC_SYS_STS | 0x00f0 | В | 0x00 | |
| PMIC_SYS_CFG0 | 0x00f1 | В | 0x84 | |
| PMIC_SYS_CFG1 | 0x00f2 | В | 0x80 | |
| PMIC_SYS_CFG2 | 0x00f3 | В | 0x00 | |
| PMIC_SYS_CFG3 | 0x00f4 | В | 0x20 | |
| PMIC_ON_SOURCE | 0x00f5 | В | 0x00 | |
| PMIC_OFF_SOURCE | 0x00f6 | В | 0x00 | |
| PMIC_PWRON_KEY | 0x00f7 | В | 0x06 | |
| PMIC_INT_STS0 | 0x00f8 | В | 0x00 | |
| PMIC_INT_MSK0 | 0x00f9 | В | 0x00 | |
| PMIC_INT_STS1 | 0x00fa | В | 0x00 | |
| PMIC_INT_MSK1 | 0x00fb | В | 0x00 | |
| PMIC_INT_STS2 | 0x00fc | В | 0x00 | |
| PMIC_INT_MSK2 | 0x00fd | В | 0x00 | |
| PMIC_GPIO_INT_CONFIG | 0x00fe | В | 0x22 | |

Notes: Size: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

5.2 Register Description

RTC_SECONDS

Address: Operational Base + offset (0x0000)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | RW | 0x0 | RESV |
| / | KVV | | Reserved |
| | | | SEC1 |
| 6:4 | RW | 0x0 | Set the second digit of the RTC seconds (0- |
| | | | 5) |
| 3:0 | RW | 0x0 | SEC0 |
| | | | Set the first digit of the RTC seconds (0-9) |

RTC_MINUTES

Address: Operational Base + offset (0x0001)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7 | DW | 0x0 | RESV |
| / | RW | | Reserved |
| | | | MIN1 |
| 6:4 | RW | 0x0 | Set the second digit of the RTC minutes (0- |
| | | | 5) |
| 3:0 | RW | 0x0 | MINO |
| | | | Set the first digit of the RTC minutes (0-9) |

RTC_HOURS

Address: Operational Base + offset (0x0002)

| Bit | Attr | Reset Value | Description |
|-------|------|-------------|---------------------------------------|
| 7 | DW | 0.0 | AMPM |
| / | RW | 0x0 | Only used in PM-AM mode, 1: PM. 0:AM |
| C | DW | 0x0 | RESV |
| 6 | RW | | Reserved |
| 5:4 R | DW | W 0x0 | HOUR1 |
| | RW | | Set the second digit of the RTC hours |
| 3:0 | DW | N 0x9 | HOUR0 |
| | RW | | Set the first digit of the RTC hours |

RTC_DAYS

Address: Operational Base + offset (0x0003)

| Bit | Attr | Reset Value | Description |
|--------|------|-------------|--------------------------------------|
| 7:6 | RW | 0x0 | RESV |
| | | | Reserved |
| F. 4 | DVA | 0x0 | DAY1 |
| 5:4 RW | KVV | | Set the second digit of the RTC days |
| 3:0 | RW | 0x4 | DAY0 |
| | | | Set the first digit of the RTC days |

RTC_MONTHS

Address: Operational Base + offset (0x0004)

| Bit | Attr | Reset Value | Description |
|------|------|--|---------------------------------------|
| 7 | RW | 0x0 | RESV |
| 7:5 | RVV | | Reserved |
| 4 RW | DW | 00 | MONTH1 |
| | 0x0 | Set the second digit of the RTC months | |
| 3:0 | RW | 0x8 | MONTH0 |
| | | | Set the first digit of the RTC months |

RTC_YEARS

Address: Operational Base + offset (0x0005)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------------|
| 7:4 | RW | 0x1 | YEAR1 |
| 7.4 | | | Set the second digit of the RTC years |
| 3:0 | RW | 10x7 | YEAR0 |
| | | | Set the first digit of the RTC years |

RTC_WEEKS

Address: Operational Base + offset (0x0006)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------------|
| 7:3 | RW | 10×00 | RESV |
| | | | Reserved |
| 2:0 | RW | 0x5 | WEEK |
| | | | Set the second digit of the RTC weeks |

RTC_ALARM_SECONDS

Address: Operational Base + offset (0x0007)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| _ | DW | 0x0 | RESV |
| / | RW | | Reserved |
| 6:4 | | 0x0 | ALARM_SEC1 |
| | RW | | Set the second digit of the RTC alarm |
| | | | seconds |
| 3:0 | DW | 0x0 | ALARM_SEC0 |
| | RW | | Set the first digit of the RTC alarm seconds |

RTC_ALARM_MINUTES

Address: Operational Base + offset (0x0008)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7 | RW | 10×0 | RESV |
| | KVV | | Reserved |
| | | | ALARM_MIN1 |
| 6:4 | RW | 0x0 | Set the second digit of the RTC alarm |
| | | | minutes |
| 3:0 | RW | 0x0 | ALARM_MINO |
| | | | Set the first digit of the RTC alarm minutes |

RTC_ALARM_HOURS

Address: Operational Base + offset (0x0009)

| Bit | Attr | Reset Value | Description |
|---------|------|-------------|---|
| | | | ALARM_PM_AM |
| 7 | RW | 0x0 | Set alarm PM or AM: only used in PM-AM |
| | | | mode, 1: PM. 0:AM |
| 6 | RW | 0x0 | RESV |
| 6 | | | Reserved |
| 5:4 | DW | 0x0 | ALARM_HOUR1 |
| 5:4 KW | RW | | Set the second digit of the RTC alarm hours |
| 3:0 | RW | W 0x0 | ALARM_HOUR0 |
| | | | Set the first digit of the RTC alarm hours |

RTC_ALARM_DAYS

Address: Operational Base + offset (0x000a)

| Bit | Attr | Reset Value | Description |
|-------|--------|-------------|--|
| 7:6 R | DW | 0x0 | RESV |
| | KVV | | Reserved |
| E. 4 | 5:4 RW | 0x0 | ALARM_DAY1 |
| 5.4 | | | Set the second digit of the RTC alarm days |
| 3:0 | RW | 0x1 | ALARM_DAY0 |
| | | | Set the first digit of the RTC alarm days |

RTC_ALARM_MONTHS

Address: Operational Base + offset (0x000b)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | RW | 0.0 | RESV |
| 7:5 | KVV | 0x0 | Reserved |
| | | | ALARM_MONTH1 |
| 4 | RW | 0x0 | Set the second digit of the RTC alarm |
| | | | months |
| 3:0 | DW | 0×1 | ALARM_MONTH0 |
| | RW | | Set the first digit of the RTC alarm months |

RTC_ALARM_YEARS

Address: Operational Base + offset (0x000c)

| Bit | Attr | Reset Value | Description |
|-------|------|-------------|---|
| 7:4 | RW | l()x() | ALARM_YEAR1 |
| | | | Set the second digit of the RTC alarm years |
| 3:0 R | RW | 10×0 | ALARM_YEAR0 |
| | | | Set the first digit of the RTC alarm years |

RTC_RTC_CTRL

Address: Operational Base + offset (0x000d)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | RTC_READ_SEL |
| 7 | RW | 0x0 | 0: Read access directly to dynamic registers |
| | | | 1: Read access to static shadowed registers |
| | | | GET_TIME |
| 6 | RW | 0x0 | Rising transition of this register transferred |
| | IXVV | UXU | dynamic registers into static shadowed |
| | | | registers. |
| | | | SET_32_COUNTER |
| | | | 1: set the 32-kHz counter with COMP_REG |
| 5 | RW | 0x0 | value. |
| | | | Note: It must only be used when the RTC is |
| | | | frozen. |
| 4 | RW | 0x0 | RESV |
| | | | Reserved |
| | | 0×0 | AMPM_MODE |
| 3 | RW | | 0: 24 hours mode. 1: 12 hours mode (PM- |
| | | | AM mode) |
| | RW | 0×0 | AUTO_COMP |
| 2 | | | 0: No auto compensation. 1: Auto |
| | | | compensation enabled |
| | RW | 0×0 | ROUND_30S |
| 1 | | | When "1" is written, the time is rounded to |
| | | | the closest minute in next second. |
| | | | Note: self cleared after rounding (Auto Clr) |
| 0 | RW | 0x0 | STOP_RTC |
| | | | 1: RTC is frozen 0: RTC is running. |
| | | | Note: RTC_timecan only be changed during |
| | | | RTC frozen. |

RTC_RTC_STATUS

Address: Operational Base + offset (0x000e)

| Bit | Attr | Reset Value | Description |
|-----|-------|-------------|--|
| | | | POWER_UP |
| 7 | W1C | 0x1 | POWER_UP is set by a reset, is cleared by |
| | | | writing "1" in this bit. |
| | | | ALARM |
| | | IC 0x0 | Indicates that an alarm interrupt has been |
| 6 | W1C | | generated. |
| 6 | WIC | | Note: The alarm interrupt keeps its low level, |
| | | | until the micro-controller write "1" in the |
| | | | ALARM bit |
| _ | W1C | 1C 0x0 | EVENT_1D |
| 5 | 5 W1C | | One day has occurred |

| Bit | Attr | Reset Value | Description |
|-----|-------|-------------|--|
| 4 | W1C | 0x0 | EVENT_1H |
| 4 | WIC | | One hour has occurred |
| 3 | W1C | 0x0 | EVENT_1M |
| 3 | WIC | | One minute has occurred |
| 2 | W/1 C | 0x0 | EVENT_1S |
| 2 | W1C | | One second has occurred |
| | RO | 0x1 | RUN |
| 1 | | | 0: RTC is frozen. 1: RTC is running. |
| 1 | | | Note: This bit shows the real state of the |
| | | | RTC. |
| 0 | RW | 0×0 | RESV |
| | | | Reserved |

RTC_RTC_INT

Address: Operational Base + offset (0x000f)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7:6 | RW | 0x0 | RESV |
| 7.0 | KVV | | Reserved |
| | | | ALARM_EN_PWRON |
| | | | enable the Alarm interrupt to triggle power |
| 5 | RW | 0x0 | on. |
| | | | 1: enable; |
| | | | 0: disable |
| | | 0x0 | INT_SLEEP_MASK_EN |
| 4 | RW | | 1: Mask periodic interrupt while the device is |
| 7 | KVV | | in SLEEP mode |
| | | | 0: Normal mode, no interrupt masked. |
| | RW | 0×0 | INT_ALARM_EN |
| | | | Enable one interrupt when the alarm value is |
| 3 | | | reached |
| | | | 1: Enable |
| | | | 0: Disable |
| | RW | 0×0 | INT_TIMER_EN |
| 2 | | | 1: Enable periodic interrupt; 0: disable |
| | | | periodic interrupt |
| | | | EVERY |
| 1:0 | RW | 0x0 | 00: every second; 01: every minute; 10: |
| | | | every hour; 11: every day |

RTC_RTC_COMP_LSB

Address: Operational Base + offset (0x0010)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| 7:0 | RW | 0×00 | RTC_COMP_LSB |
| | | | This register contains the number of 32-kHz |
| | | | periods to be added into the 32KHz counter |
| | | | every hour [LSB] |

RTC_RTC_COMP_MSB

Address: Operational Base + offset (0x0011)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| 7:0 | RW | 0×00 | RTC_COMP_MSB |
| | | | This register contains the number of 32-kHz |
| | | | periods to be added into the 32KHz counter |
| | | | every hour [MSB] |

CODEC_DTOP_VUCTL

Address: Operational Base + offset (0x0012)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| 7 | | | ADC_BYPS |
| | RW | 0.40 | ADC volume control bypass |
| / | KVV | 0x0 | 0:ADC volume control enable |
| | | | 1: ADC volume control bypass |
| | | 0×0 | DAC_BYPS |
| 6 | RW | | 0:DAC volume control enable |
| | | | 1:DAC volume control bypass |
| | | | ADCFade |
| 5 | RW | 0×0 | ADC Fade: ADC volume adjust mode |
| ٦ | KVV | UXU | 0:update to new volume immediately; |
| | | | 1:update volume as ADCZDT field describes; |
| | | | DACFade |
| 4 | RW | 0×0 | DAC Fade: DAC volume adjust mode |
| - | IXVV | UXU | 0:update to new volume immediately; |
| | | | 1:update volume as DACZDT field describes; |
| 3:2 | RW | 0x0 | RESV |
| 5.2 | IVV | | Reserved |
| | 1 | | ADCZDT |
| | | | ADC cross zero detect enable. It works when |
| | | | ADC_BYPS is 0 and ADC_FADE is 1. |
| | | | 0:volume adjusts every sample |
| 1 | RW | | 1:volume adjusts only when audio waveform |
| | | | crosses zero or volume-control time-limit |
| | | | condition meets; |
| | | | Note: All codec register reset by 'RST'or |
| | | | power down. |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | DACZDT |
| | | | DAC cross zero detect enable. It works when |
| | | | DAC_BYPS is 0 and DAC_FADE is 1. |
| | | | 0:volume adjusts every sample |
| 0 | RW | 0x1 | 1:volume adjusts only when audio waveform |
| | | | crosses zero or volume-control time-limit |
| | | | condition meets; |
| | | | Note: All codec register reset by 'RST'or |
| | | | power down. |

CODEC_DTOP_VUCTIME

Address: Operational Base + offset (0x0013)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | VUCT |
| | | | VUCT: volume control time limit, valid only |
| 7:0 | RW | 0x00 | in fade cross zero mode |
| | | | Time limit = VUCT *(1/sample rate) |
| | | | Unit: LRCLK |

CODEC_DTOP_LPT_SRST

Address: Operational Base + offset (0x0014)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7 | RW | 00 | RESV |
| / | FCVV | 0x0 | Reserved |
| | | | SRST |
| 6 | RW | 0x0 | soft reset, write 1 to reset |
| | | | read 1: resetting 0: not resetting |
| | | | LP_DET |
| | | | LP_DET: low power detected, valid when |
| 5 | RW | 0x0 | DAC automatically power-on and power- |
| 3 | KVV | | down enabled |
| | | | 0:not detected; |
| | | | 1:low power detected; |
| | | | LPT |
| 4:0 | RW | 0x00 | LPT: low power detect |
| | | | threshold:power(2,LPT) |

CODEC_DTOP_DIGEN_CLKE

Address: Operational Base + offset (0x0015)

RK817 Datasheet Rev 1.01

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------------|
| | | | ADC_CKE |
| 7 | RW | 0x0 | ADC clock enable |
| | | | 1:enable; 0:disable; |
| | | | I2STX_CKE |
| 6 | RW | 0x0 | I2S Tx channel clock enable |
| | | | 1:enable; 0:disable; |
| | | | ADC_EN |
| 5 | RW | 0x0 | Digital adc channel enable |
| | | | 1:enable; 0:disable; |
| | | | I2STX_EN |
| 4 | RW | 0x0 | I2S Tx channel enable |
| | | | 1:enable; 0:disable; |
| | | | DAC_CKE |
| 3 | RW | 0x0 | DAC clock enable |
| | | | 1:enable; 0:disable; |
| | | | I2SRX_CKE |
| 2 | RW | 0x0 | I2S Rx channel clock enable |
| | | | 1:enable; 0:disable; |
| | | | DAC_EN |
| 1 | RW | 0x0 | Digital dac channel enable |
| | | | 1:enable; 0:disable; |
| | | | I2SRX_EN |
| 0 | RW | 0x0 | I2S Rx channel enable |
| | | | 1:enable; 0:disable; |

CODEC_AREF_RTCFG1 Address: Operational Base + offset (0x0017)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| 7 | RW | 0x0 | Internal used, don't over write. |
| | | | LDO1P8A_EN_CODEC |
| 6 | RW | 0×0 | Enable the LDO 1P8A, default don't setup. |
| 0 | KVV | UXU | For sleep used only. |
| | | | 0:not effect 1:enable |
| | | | REF_ADC_SEL |
| 5 | RW | 0x0 | Select the ADC reference voltage |
| | | | 0: 1.2V 1: 1.5V |
| | | | VAG_SEL |
| 4:3 | RW | 0x0 | Select the VAG voltage |
| | | | 00:0.9V 01:0.72V 10:1.08V 11:1.26V |
| | | | PWD_IBIAS |
| 2 | DW | 0×1 | Power down the ibias block in REF_TOP |
| | RW | | 0:IBIAS block power on |
| | | | 1:IBIAS block power down |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--------------------------------------|
| 4 | RW | 0x1 | PWD_VAG_BUF |
| | | | Power down the Vag buffer in REF_TOP |
| 1 | | | 0:Vag buffer block power on |
| | | | 1:Vag buffer block power down |
| 0 | RW | 0×0 | RESV |
| | | | Reserved |

CODEC_AADC_CFG0

Address: Operational Base + offset (0x0018)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | ADC_L_PWD |
| 7 | RW | 0.41 | Power down ADC left channel |
| 7 | KVV | 0x1 | 0: ADC left channel power on |
| | | | 1: ADC left channel power down |
| | | | ADC_R_PWD |
| 6 | RW | 0x1 | Power down ADC right channel |
| 0 | KVV | UXI | 0: ADC right channel power on |
| | | | 1: ADC right channel power down |
| | | | ADC_CLK_EDGE_SEL |
| | | | Select the ADC output data and clock edge |
| | | | relationship |
| 5 | RW | 0x0 | 0: using the ADC falling edge to send the |
| | | | ADC data |
| | | | 1: using the ADC rising edge to send the |
| | | | ADC data |
| 4 | RW | 0x0 | RESV |
| 7 | | | Reserved |
| | | | ADC_DITH_OFF |
| 3 | RW | 0×1 | Disable the dither function of ADC |
| 3 | | | 0: enable the ADC dither |
| | | | 1:disable the ADC dither |
| | | | ADC_DITH_SEL |
| | | 0×0 | Select the dither frequency of ADC |
| | | | 000: 1/50 of ADC clock |
| | | | 001: 1/33 of ADC clock |
| 2:0 | RW | | 010: 1/20 of ADC clock |
| | KVV | | 011: 1/15 of ADC clock |
| | | | 100: 1/10 of ADC clock |
| | | | 101: 1/8 of ADC clock |
| | | | 110: 1/6 of ADC clock |
| | | | 111: 1/4 of ADC clock |

CODEC_DADC_VOLL

RK817 Datasheet Rev 1.01

Address: Operational Base + offset (0x001a)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | ADCLV |
| | | | ADC path L-channel Digital Volume Register |
| | | | 0db~-95db, 0.375db/step |
| | | | 8'h0: 0db |
| 7:0 | RW | 0x00 | 8'h1:-0.375db |
| | | | 8'h2:-0.75db |
| | | | 8'h3:-1.125db |
| | | | |
| | | | 8'hff:-95db |

CODEC_DADC_VOLR

Address: Operational Base + offset (0x001b)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | ADCRV |
| | | | ADC path R-channel Digital Volume Register |
| | | | 0db~-95db, 0.375db/step |
| | | | 8'h0: 0db |
| 7:0 | RW | 0x00 | 8'h1:-0.375db |
| | | | 8'h2:-0.75db |
| | | | 8'h3:-1.125db |
| | | | |
| | | | 8'hff:-95db |

CODEC_DADC_SR_ACLO

Address: Operational Base + offset (0x001e)

| Bit | Attr | Reset Value | Description |
|-----|--------|-------------|--|
| | | | ALCL |
| 7 | RW | 0×0 | ALC L-channel enable: automatic level |
| / | FCVV | UXU | control enable for ADC left channel |
| | | | 0: disable 1:enable |
| | | | ALCR |
| 6 | RW | 0×0 | ALC R-channel enable: automatic level |
| U | IK V V | UXU | control enable for ADC right channel |
| | | | 0: disable 1:enable |
| | | | ADC_LV_POL |
| 5 | RW | 0x0 | ADC path L-channel Digital Volume polarity |
| | | | 0:negative gain; 1:postive gain |
| | | | ADC_RV_POL |
| 4 | RW | 0x0 | ADC path R-channel Digital Volume polarity |
| | | | 0:negative gain; 1:postive gain |
| 2 | DW | 0×0 | RESV |
| 3 | RW | | Reserved |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | ADCSRT |
| | | | ADC sample rate times: |
| | | | sample rate = 8k/11.025k/12k * |
| 2:0 | RW | 0x0 | power(2,ADCSRT) |
| | | | note that sample rate |
| | | | base(8K/11.025K/12K) is decided by PLL |
| | | | configuration. |

CODEC_DADC_ALC1

Address: Operational Base + offset (0x001f)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------------|
| | | | ALCARATE |
| 7:4 | RW | 0x0 | ALC attack rate =sample |
| | | | rate/(8*power(2,ALCARATE)) |
| | | | ALCRRATE |
| 3:0 | RW | 0x0 | ALC Release rate=sample |
| | | | rate/(8*power(2,ALCRRATE)) |

CODEC_DADC_ALC2

Address: Operational Base + offset (0x0020)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| 7 | RO | 0×0 | NGVALID: noise gate valid status |
| / | RO | UXU | 0:not in NG status;1: now in NG status; |
| | | | ALCMAX |
| 6:4 | RW | 0×0 | The highest threshold of ALC; |
| 0.4 | KVV | UXU | 000~100:0db~-12db,3db/step; |
| | | | 101~111:-18db~-30db,6db/step; |
| 3 | RW | 0x0 | RESV |
| 3 | | | Reserved |
| | RW | 0x0 | ALCMIN |
| 2:0 | | | The lowest threshold of ALC; |
| 2:0 | | | 000~100:0db~-12db,3db/step; |
| | | | 101~111:-18db~-30db,6db/step; |

CODEC_DADC_NG

Address: Operational Base + offset (0x0021)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------|
| | | | NGCHL: noise gate channel |
| 7 | RW | 0x0 | 0,individual channel(or); |
| | | | 1,both channel(and); |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | NGEN: noise gate enable |
| 6 | RW | 0x0 | 0,Noise gate Disable; |
| | | | 1,Noise gate enable; |
| | | | NGBOOST: noise gate boost |
| 5 | RW | 0x0 | 0,Normal noise gate; |
| | | | 1,Boost noise gate; |
| | | | NGGATE: noise gate threshold |
| 4:2 | RW | 0x0 | $NGBOOST = 0: 000 \sim 111(-63 \sim -84,3 db/step)$ |
| | | | NGBOOST = 1: 000~111(-33~-54,3db/step) |
| | | | NGDLY: noise gate delay |
| 1:0 | RW | 0x0 | The delay time before the noise gate attacks |
| | | | 00~11:2048~4096~8192~16384 samples |

CODEC_DADC_HPF

Address: Operational Base + offset (0x0022)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | HPFL: high pass filter enable for left channel |
| 7 | RW | 0x0 | 0:high pass filter for left channel is disabled |
| | | | 1: high pass filter for left channel is enabled |
| | | | HPFR: high pass filter enable for right |
| | | 0x0 | channel |
| 6 | RW | | 0:high pass filter for right channel is disabled |
| | | | 1: high pass filter for right channel is |
| | | | enabled |
| 5:4 | RW | W 0x0 | HPF_CF: high pass filter configure register |
| 5:4 | | | 00:3.79Hz; 01:60Hz; 02:243Hz; 03:493Hz |
| 3:0 | RW | 0x0 | RESV |
| | | | Reserved |

CODEC_DADC_RVOLL

Address: Operational Base + offset (0x0023)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|------------------------------|
| 7:0 | RO | 0xff | ADCRLV |
| 7.0 | KO | UXII | ADC internal gain of left ch |

CODEC_DADC_RVOLR

Address: Operational Base + offset (0x0024)

| Bit | Attr | Reset Value | Description |
|-----|--------|-------------|-------------------------------|
| 7.0 | 7:0 RO | l0xff | ADCRRV |
| 7:0 | | | ADC internal gain of right ch |

CODEC_AMIC_CFG0

RK817 Datasheet Rev 1.01

Address: Operational Base + offset (0x0027)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | MIC_DIFF_EN |
| 7 | RW | 0x0 | Enable differential mic mode |
| | | | 0:disable 1:enable |
| | | | PWD_MIC |
| 6 | RW | 0×1 | MIC Power Down |
| 0 | KVV | UXI | 0: MIC block power on |
| | | | 1: MIC block power down |
| | | | PWD_PGA_L |
| 5 | RW | 0x1 | PGA_L Power Down |
| 3 | KVV | UXI | 0:PGA_L block power on |
| | | | 1:PGA_L block power down |
| | | RW 0x1 | PWD_PGA_R |
| 4 | DW/ | | PGA_R Power Down |
| 4 | KVV | | 0:PGA_R block power on |
| | | | 1:PGA_R block power down |
| | | | MIC_L_BOOST |
| 3:2 | RW | W 0x0 | Select the gain of left mic input signal |
| | | | 00:0dB, 01:10dB 10:20dB 11:30dB |
| | | | MIC_R_BOOST |
| 1:0 | RW | RW 0x0 | Select the gain of right mic input signal |
| | | | 00:0dB, 01:10dB 10:20dB 11:30dB |

CODEC_AMIC_CFG1
Address: Operational Base + offset (0x0028)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | PGA_L_IN_SEL |
| 7 | RW | 0×0 | PGA L-channel input select |
| | KVV | UXU | 0: Positive end of Mic amplifier output |
| | | | 1:internal reference voltage |
| | | | PGA_R_IN_SEL |
| 6 | RW | 0x0 | PGA R-channel input select |
| o l | KVV | UXU | 0: Negative end of Mic amplifier output |
| | | | 1:internal reference voltage |
| | | 0x0 | MIC_CHOP_EN |
| 5 | RW | | Enable the chopping function of MIC |
| | | | 0:disable 1:enable |
| | | 0×0 | PGA_CHOP_EN |
| 4 | RW | | Enable the chopping function of PGA |
| | | | 0:disable 1:enable |
| 3:2 | DW | 0×0 | MIC_CHOP_SEL |
| 3.2 | RW | | 00:200k, 01:400k, 10:800k, 11:Reserved |
| 1.0 | DW | 0×0 | PGA_CHOP_SEL |
| 1:0 | RW | | 00:200k, 01:400k, 10:800k, 11:Reserved |

RK817 Datasheet Rev 1.01

CODEC_DMIC_PGA_GAIN

Address: Operational Base + offset (0x0029)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | 0x6 | PGA_L_GAIN |
| 7:4 | RW | | Change the gain of PGA block, the value |
| 7:4 | KVV | | changed from -18dB to 27dB. |
| | | | 0000:-18db; 1111:27db, 3db/step |
| 3:0 | RW | 0x6 | PGA_R_GAIN |
| | | | Change the gain of PGA block, the value |
| | | | changed from -18dB to 27dB. |
| | | | 0000: -18db; 1111:27db, 3db/step |

CODEC_DMIC_LMT1

Address: Operational Base + offset (0x002a)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------------------|
| | | | PGA_LMT_EN |
| 7 | RW | 0x0 | PGA gain limiter enable |
| | | | 0:disable 1:enable |
| | | 0x0 | MAX_PGA_LMT |
| 6:4 | RW | | The highest threshold of LIMITER; |
| 0.4 | KVV | | 000~100:0db~-12db,3db/step; |
| | | | 101~111:-18db~-30db,6db/step; |
| 2 | DW | 0x0 | RESV |
| 3 | RW | | Reserved |
| 2.0 | DW | 0x0 | MIN_PGA_LMT |
| 2:0 | RW | | The lowest threshold of LIMITER |

CODEC_DMIC_LMT2

Address: Operational Base + offset (0x002b)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | ATK_RATE_PGA_LMT |
| | | | LIMITER Attack |
| 7:4 | RW | 0×0 | rate=(power(2,ATK_RATE_PGA_LMT)*(8*clk |
| 7.4 | KVV | UXU | 1x)) |
| | | | Clk1x is such as |
| | | | 4.096Mhz,5.6448Mhz,6.144Mhz |
| | RW | 0×0 | RLS_RATE_PGA_LMT |
| | | | LIMITER Release |
| 3:0 | | | rate=(power(2,RLS_RATE_PGA_LMT)*(8*clk |
| 3.0 | | | 1x)) |
| | | | Clk1x is such as |
| | | | 4.096Mhz,5.6448Mhz,6.144Mhz |

RK817 Datasheet Rev 1.01

CODEC_DMIC_NG1

Address: Operational Base + offset (0x002c)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7 | RW | 00 | NGCHL_LI |
| / | KVV | 0×0 | 0:individual channel; 1:both channel; |
| 6 | RW | 0×0 | NGEN_LI |
| 6 | KVV | UXU | 0:Noise gate Disable; 1:Noise gate enable; |
| 5 | DW | 0.40 | NGBOOST_LI |
| 5 | RW | 0x0 | 0:Normal noise gate; 1: Boost noise gate; |
| | | 0×0 | NGGATE_LI |
| | | | NGBOOST_LI = 0: 000~111(-63~- |
| 4:2 | RW | | 84,3db/step) |
| | | | NGBOOST_LI = 1: 000~111(-33~- |
| | | | 54,3db/step) |
| | | / 0x0 | NGDLY_LI |
| 1.0 | DW | | The delay time before the noise gate attacks |
| 1:0 | RW | | 00~11:2048~4096~8192~16384, unit: |
| | | | (clk1x * 8) |

CODEC_DMIC_NG2

Address: Operational Base + offset (0x002d)

| Bit | Attr | Reset Value | Description |
|-------|------|-------------|-------------------------|
| 7:1 F | D.O. | 0x00 | RESV |
| | RO | | Reserved |
| 0 | RO | 0x0 | NGVALID_LI |
| | | | Noise gate valid status |

CODEC_ADAC_CFG1

Address: Operational Base + offset (0x002f)

| Bit | Attr | Reset Value | Description |
|-----|------|---------------------------------|---|
| 7 | RW | 0x0 | DOUBLE_DACIBIAS |
| | KVV | | double DAC internal current resource |
| | | 0×0 | INC_DAC_SWITCH |
| 6 | RW | | increase the DAC internal switch signal |
| | | | control time |
| Е | DW | $N = I(\mathbf{x}(\mathbf{x}))$ | STOP_DAC_RSTB |
| 5 | RW | | stop the RSTB clock |
| 4 | RW | 0x0 | STOP_DAC_SWITCH |
| 4 | | | stop the switch clock in DAC |

Rev 1.01 RK817 Datasheet

| Bit | Attr | Reset Value | Description |
|-----|--------|-------------|-------------------------------------|
| | | | PWD_DACIBIAS |
| | | | power down the DAC internal current |
| 3 | RW | 0x0 | resource |
| | | | 0: DACIBIAS powerup |
| | | | 1: DACIBIAS powerdown |
| | | 0x1 | PWD_DACD |
| 2 | RW | | Class D DAC power down |
| _ | IX V V | | 0: Class D DAC power up |
| | | | 1: Class D DAC power down |
| | | | PWD_DACL |
| 1 | RW | 0×1 | L channel DAC power down |
| 1 | | | 0: L channel DAC power up |
| | | | 1: L channel DAC power down |
| 0 | RW | 0×1 | PWD_DACR |
| | | | R channel DAC power down |
| | | | 0: R channel DAC power up |
| | | | 1: R channel DAC power down |

CODEC_DDAC_POPD_DACST
Address: Operational Base + offset (0x0030)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | ATCTRL |
| 7 | RW | 0×1 | auto-control power on and power down |
| , | IXVV | OXI | 0: automatic power control is disabled |
| | | | 1: automatic power control is enabled |
| 6 | RW | 0x0 | RESV |
| 0 | IXVV | OXO | Reserved |
| | | | SMTPO |
| 5 | RW | 0x0 | smart power on |
| | IXVV | | 0:smart power on is disabled |
| | | | 1:smart power on is enabled |
| | | | SMTPD |
| 4 | RW | 0x0 | smart power down |
| | IXVV | | 0:smart power down is disabled |
| | | | 1:smart power down is enabled |
| 3:2 | RW | 0x0 | RESV |
| J.2 | IXVV | | Reserved |
| | | | DAC_MTST |
| 1 | RO | 0×1 | DAC mute status |
| _ | | | 0:DAC is not in mute status |
| | | | 1:DAC is in mute status |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------|
| | RO | 0×0 | DAC_PWRST |
| 0 | | | DAC power status |
| U | | | 0:DAC is powered down |
| | | | 1:DAC is powered on |

CODEC_DDAC_VOLL

Address: Operational Base + offset (0x0031)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | DACLV |
| 7:0 | RW | 0x00 | DAC path L-channel Digital Volume Register |
| | | | 0db~-95db,0.375db/step |

CODEC_DDAC_VOLR

Address: Operational Base + offset (0x0032)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | DACRV |
| 7:0 | RW | 0x00 | DAC path R-channel Digital Volume Register |
| | | | 0db~-95db,0.375db/step |

CODEC_DDAC_SR_LMT0

Address: Operational Base + offset (0x0035)

| Bit | Attr | Reset Value | Description |
|-----|-------|--------------------------------|----------------------------------|
| | | * . * . * | LIMEN |
| 7 | RW | 0x0 | LIMITER enable; |
| | | | 0:disable 1:enable |
| 6 | RW | 0x0 | LIMCHL |
| O | KVV | UXU | 0:(left+right)/2 1:independent |
| 5 | RW | 0×0 | DAC_LV_POL |
| J | KW | | 0: negative gain; 1:postive gain |
| 4 | RW | 0×0 | DAC_RV_POL |
| 4 | IVV | | 0: negative gain; 1:postive gain |
| 3 | RW | 0×0 | RESV |
| 3 | RVV | | Reserved |
| | | 0×0 | DACSRT |
| 2:0 | RW | | DAC sample rate times |
| 2.0 | IK VV | | sample rate = 8k/11.025k/12k * |
| | | | power(2,DACSRT) |

CODEC_DDAC_LMT1

Address: Operational Base + offset (0x0036)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | LIMRRATE |
| 7:4 | RW | 0x0 | LIMITER Release rate= |
| | | | 8*power(2,LIMRRATE) samples |
| | | | LIMARATE |
| 3:0 | RW | 0x0 | LIMITER attack rate=8*power(2,LIMARATE) |
| | | | samples |

CODEC_DDAC_LMT2

Address: Operational Base + offset (0x0037)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------------------|
| 7 | RW | 0x0 | RESV |
| / | FCVV | | Reserved |
| | | | LIMMAX |
| 6.4 | DW | 0×0 | The highest threshold of LIMITER; |
| 6:4 | RW | | 000~100:0db~-12db,3db/step; |
| | | | 101~111:-18db~-30db,6db/step; |
| 2 | RW | N 0x0 | RESV |
| 3 | KVV | | Reserved |
| 2:0 | DW | 0x0 | LIMMIN |
| | RW | | The lowest threshold of LIMITER; |

CODEC_DDAC_MUTE_MIXCTL

Address: Operational Base + offset (0x0038)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------------|
| 7 | RW | 01 | DAC_D_HPF |
| / | KVV | 0x1 | 0:disable HPF;1:enable HPF; |
| 6:5 | RW | 0×1 | DAC_D_HPF_CF |
| 6.5 | RVV | UXI | 00:80HZ; 01:100HZ; 02:120HZ; 03:140HZ |
| 1 | RW | 0.40 | CLASS_D_MODE |
| 4 | RW | 0x0 | 1:CLASS D mode, 0:L/R mode |
| 2 | RW | 0x0 | CLASSD_MODE_L_SEL |
| 3 | | | 0: (L+R)/2; 1: L |
| | DW | 0x0 | RESV |
| 2 | RW | | Reserved |
| 1 | DW | .W 0x0 | MIX_ON |
| 1 | KVV | | 0:mixer disable;1:enable; |
| | RW | W 0x0 | DACMT |
| 0 | | | DAC mute enable |
| 0 | | | 0:DAC mute is disabled |
| | | | 1:DAC mute is enable |

CODEC_DDAC_RVOLL

Address: Operational Base + offset (0x0039)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|------------------------------|
| 7:0 | RO | l0xff | DACRLV |
| | | | DAC internal gain of left ch |

CODEC_DDAC_RVOLR

Address: Operational Base + offset (0x003a)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-------------------------------|
| 7.0 | DO. | 0xff | DACRRV |
| 7:0 | RO | UXII | DAC internal gain of right ch |

CODEC_AHP_ANTIO

Address: Operational Base + offset (0x003b)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------|
| 7:5 | RW | 0×0 | RESV |
| | | | Reserved |
| 4:0 | RW | RW 10x00 | STEP_CTRL |
| | | | STEP_CTRL for HP power on |

CODEC_AHP_ANTI1

Address: Operational Base + offset (0x003c)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------|
| 7:5 | RW | 0x0 | RESV |
| | | | Reserved |
| 4:0 | RW | 10x00 | VOUT_CTRL |
| | | | VOUT_CTRL for HP power on |

CODEC_AHP_CFG0

Address: Operational Base + offset (0x003d)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | PWD_SOSTAGE |
| 7 | RW | 0x1 | power down the HP SOSTAGE |
| | | | 0:power up 1:power down |
| | | | PWD_HP_OSTAGE |
| 6 | RW | 0x1 | power down the HP OSTAGE |
| | | | 0:power up 1:power down |
| | | | PWD_HP_BUF |
| 5 | RW | 0x1 | power down the HP pre amp stage |
| | | | 0:power up 1:power down |
| | | | INC_HP_AMP |
| 4:3 | RW | 0x0 | increase the HP amplitude from 3dB to 9dB, |
| | | | 00:0db 01:3db 10:6db 11: 9db |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------------------|
| | | | HP_2STAGE_EN |
| 2 | RW | 0x0 | Power down the HP two stage opamp |
| | | | 0:disable 1:enable |
| | | | HP_IBIAS_SEL |
| 1:0 | RW | 0x0 | HP BIAS current select |
| | | | 00:100% 01:150% 10:200% 11:50% |

CODEC_AHP_CFG1

Address: Operational Base + offset (0x003e)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| 7:5 | RW | 00 | RESV |
| 7.5 | KVV | 0×0 | Reserved |
| | | | HP_ANTIPOP_EN |
| 4 | RW | 0x1 | enable the HP antipop function |
| | | | 0:disable 1:enable |
| | RW | 0xf | HP_ANTIPOP_BIT |
| | | | control the HP antipop gain from -15dB to |
| | | | 0dB |
| 3:0 | | | 0000: 0dB |
| 3:0 | | | 0001:-1dB |
| | | | 0010:-2dB |
| | | | |
| | | | 1111:-15dB |

CODEC_AHP_CP

Address: Operational Base + offset (0x003f)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7.6 | RW | 0x0 | RESV |
| 7:6 | KVV | UXU | Reserved |
| | | | HP_CP_CLK_SEL |
| 5 | RW | 0x0 | 0: CLK select for head phone charge pump |
| | | | 1MHz :500KHz |
| | | | HP_CP_EN |
| 4 | RW | 0x0 | HP charge pump enable. |
| | | | 0:disable 1:enable |
| | | | HP_CP_ENDIS_LDO |
| 3 | RW | 0x1 | HP charge pump discharge Ido enable |
| | | | 0:disable 1:enable |
| | | | HP_CP_HIMAXB |
| 2 | RW | 0x0 | HP charge pump max current: |
| | | | 0:500mA,1:750mA |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--------------------------------|
| | | | HP_CP_VSEL |
| 1:0 | RW | 0x1 | HP charge pump voltage select: |
| | | | 00:2.1V,01:2.3V៌ :2.5V,11:2.7V |

CODEC_ACLASSD_CFG1

Address: Operational Base + offset (0x0040)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--------------------------------------|
| | | | CLASSD_EN |
| 7 | RW | 0x0 | CLASS D enable |
| | | | 0:disable 1:enable |
| | | | CLASSD_MUTE_EN |
| 6 | RW | 0x1 | CLASS D mute_ramp function enable |
| | | | 0:disable 1:enable |
| | | | CLASSD_SSC_EN |
| 5 | RW | 0x1 | CLASS D Spread-Spectrum enable |
| | | | 0:disable 1:enable |
| | | | CLASSD_SSC_SEL |
| 4 | RW | 0x0 | CLASS D Spread-Spectrum steps select |
| | | | 0: 8 steps 1:16 step |
| 2.2 | DW | RW 0x2 | CLASSD_MUTE_RATE |
| 3:2 | KVV | | 00:0ms;01:16ms;10:32ms;11:64ms |
| 1.0 | DW | RW 0x1 | CLASSD_SW_RATE |
| 1:0 | KW | | 00:2.5ns;01:5ns;10:7.5ns;11:10ns |

CODEC_ACLASSD_CFG2
Address: Operational Base + offset (0x0041)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7 | DO. | | CLASSD_OCP_STS |
| / | RO | 0x0 | IF this bit is high, it need to restart CLASS D. |
| | | | CLASSD_OCPP |
| | | | CLASS D PFET OCP Select 000: 0.5A |
| 6:4 | RW | 0x4 | 001: 0.625A 010: 0.75A 011: 0.875A |
| | | | 100:1A (Default) |
| | | | 101: 1.125A 110: 1.25A 111: 1.375A |
| | | | CLASSD_MUTE_DONE |
| 3 | RO | 0x0 | When class d mute finished, this bit will be |
| | | | set high. |
| | | | CLASSD_OCPN |
| | | | CLASS D NFET OCP Select 000: 0.5A |
| 2:0 | RW | 0x4 | 001: 0.625A 010: 0.75A 011: 0.875A |
| | | | 100:1A (Default) |
| | | | 101: 1.125A 110: 1.25A 111: 1.375A |

CODEC_APLL_CFG0

Address: Operational Base + offset (0x0042)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| 7:4 | DW | 0.40 | RESV |
| 7.4 | RW | 0x0 | Reserved |
| | | | PLL_CLKIN_SEL |
| 3 | RW | 0x0 | the PLL input clock select, 0->main clk |
| | | | 1->main clk/2 |
| | | | PLL_OUTDIV_EN |
| 2 | RW | 0x1 | enable PLL VCO output clock divide |
| | | | 0:disable 1:enable |
| 1:0 | DW | (| PLL_VCO_BANDSEL |
| | KVV | | PLL VCO working band select |

CODEC_APLL_CFG1

Address: Operational Base + offset (0x0043)

| Bit | Attr | Reset Value | Description |
|------|------|-------------|--|
| 7.6 | RW | 0x0 | PLL_RES_SEL |
| 7:6 | KVV | | PLL filter resistor value select |
| F. 2 | RW | 0x0 | PLL_CUR_SEL |
| 5:3 | | | PLL charge-pump working current select |
| | | | PLL_POSDIV_L3 |
| 2:0 | RW | 0x0 | PLL feedback clock divide value select low 3 |
| | | | bits |

CODEC_APLL_CFG2

Address: Operational Base + offset (0x0044)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | PLL_POSDIV_H8 |
| 7:0 | RW | 0x30 | PLL feedback clock divide value select high 8 |
| | | | bits |

CODEC_APLL_CFG3

Address: Operational Base + offset (0x0045)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| 7:0 | RW | 0x19 | PLL_PREDIV_BIT |
| 7.0 | INVV | UXI9 | PLL input clock pre-divide value select |

CODEC_APLL_CFG4

Address: Operational Base + offset (0x0046)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | 0x6 | PLL_OUTDIV |
| | | | PLL VCO output clock divide value select |
| 7:4 | RW | | outdiv<3:2>: 00-> divide 5 01-> divide 10 |
| 7.4 | KVV | | 10-> divide 3 11-> divide 6 |
| | | | outdiv<1:0>: 00-> divide 3 01-> divide 1 |
| | | | 10-> divide 2 11-> divide 1" |
| | RW | 0x5 | PLL_CLK_DIV |
| 3:0 | | | PLL divided ratio of PLL_HIGH_clk, |
| | | | 0000->divded 1 and 1111->divided 15 |

CODEC_APLL_CFG5

Address: Operational Base + offset (0x0047)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7:3 | RW | 000 | RESV |
| 7.3 | KVV | 0x00 | Reserved |
| | | | PLL_RESET |
| 2 | RW | 0x0 | reset the total PLL register |
| | | | 0:release reset 1:set reset |
| | | | PLL_TEST |
| 1 | RW | 0x0 | check the PLL internal VCO control voltage |
| | | | 0:disable 1:enable |
| | | | PLL_PWD |
| 0 | RW | 0x1 | pll power down |
| | KVV | | 0: PLL power up |
| | | | 1:PLL power down |

CODEC_DI2S_CKM

Address: Operational Base + offset (0x0048)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7.4 | RW | 00 | SCK_DIV |
| 7:4 | RVV | 0x0 | F(mclk2x)/F(sclk) - 1 |
| | | | PDM_EN |
| 3 | RW | 0x0 | I2S SDO output delta-sigma ADC 1bit data. |
| | | | 0:disable; 1:enable. |
| | | | SCK_EN |
| 2 | RW | 0x0 | i2ssclk clock enable, active in master mode. |
| | | | 0:disable 1:enable |
| | | 0x0 | SCK_P |
| 1 | RW | | sclk polarity |
| | | | 0: normal |
| | | | 1:inverted |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|------------------------------|
| | | | I2S_TX_MST |
| 0 | RW | 0x1 | I2S TX module as |
| | | | 0: slave mode 1: master mode |

CODEC_DI2S_RSD

Address: Operational Base + offset (0x0049)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7.4 | RW | 0x0 | RESV |
| 7:4 | KVV | UXU | Reserved |
| 3 | RW | 0.40 | PDM_LR_SEL |
| 3 | KVV | 0x0 | 0: L; 1: R |
| | | | SCKD_RX |
| 2:1 | RW | 0x0 | sclk divider for rxlrck generator |
| 2.1 | KVV | UXU | 00:64 01:128 10:256(01 valid only if lrclk<= |
| | | | 96k, 10 valid only if Irclk<= 48k) |
| | | 0×0 | RXRL_P |
| 0 | RW | | I2S Rx Irck polarity |
| | KVV | | 0: normal |
| | | | 1:inverted |

CODEC_DI2S_RXCR1

Address: Operational Base + offset (0x004a)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------------|
| 7 | RW | 0x0 | RESV |
| / | KVV | UXU | Reserved |
| | | | TFS_RX |
| 6 | RW | 0x0 | Rx transfer mode selector: |
| | | | 0: I2S 1:PCM |
| 4 | | | PBM_RX |
| 5:4 | RW | 0x0 | Rx PCM bus mode: |
| 5.4 | KVV | | 00: delay0 01:delay1 |
| | | | 10: delay2 11:delay3 |
| | | | IBM_RX |
| 3:2 | RW | 0x0 | Rx I2S bus mode: |
| | | | 00: normal 01:left 10:right |
| | | V 0×0 | EXRL_RX |
| 1 | RW | | Rx exchange right/left channel for rx |
| 1 | KVV | | 0: normal |
| | | | 1:exchange right and left channel |
| 0 | RW | 0x0 | LSB_RX |
| U | | | 0: LSB 1:MSB |

CODEC_DI2S_RXCR2

RK817 Datasheet Rev 1.01

Address: Operational Base + offset (0x004b)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7:5 | DW | 10x0 | RESV |
| | RW | | Reserved |
| 4:0 | RW | 0x17 | VDW_RX |
| | | | valid date width |
| | | | 0x17: 24 bits data width; 0x0F: 16 bits data |
| | | | width; others: reserved |

CODEC_DI2S_RXCMD_TSD

Address: Operational Base + offset (0x004c)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7.6 | RW | 00 | RESV |
| 7:6 | KVV | 0x0 | Reserved |
| | | | RXS |
| 5 | RW | 0x0 | rx transfer start |
| | | | 0: rx stop 1:rx start |
| 4 | RW | 0x0 | RXC |
| 4 | KVV | | rx transfer clear, high active |
| 3 | RW | 0x0 | RESV |
| 3 | | | Reserved |
| | RW | V 0x0 | SCKD_TX |
| 2:1 | | | sclk divider for txlrck generator |
| 2.1 | | | 00:64 01:128 10:256(01 valid only if lrclk<= |
| | | | 96k, 10 valid only if Irclk<= 48k) |
| | | | TXRL_P |
| 0 | RW | 0x0 | I2S Txlrck polarity |
| | | | 0:normal 1:inverted |

CODEC_DI2S_TXCR1

Address: Operational Base + offset (0x004d)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------------------|
| 7 | RW | 00 | RESV |
| / | KVV | 0x0 | Reserved |
| | | | TFS_TX |
| 6 | RW | 0x0 | Tx transfer mode selector: |
| | | | 0: I2S 1:PCM |
| | | | PBM_TX |
| 5:4 | RW | 10×0 | Tx PCM bus mode: |
| | | | 00: delay0 01: delay1 |
| | | | 10: delay2 |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------------|
| | | | IBM_TX |
| 3:2 | RW | 0x0 | Tx I2S bus mode: |
| | | | 00: normal 01:left 10:right |
| | | | EXRL_TX |
| 1 | RW | 0×0 | Tx exchange right/left channel for TX |
| 1 | KVV | UXU | 0: normal |
| | | | 1:exchange right and left channel |
| 0 | RW | 0.40 | LSB_TX |
| 0 | KVV | 0x0 | 0: LSB 1:MSB |

CODEC_DI2S_TXCR2

Address: Operational Base + offset (0x004e)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7:5 | DW | 0x0 | RESV |
| | RW | | Reserved |
| | RW | 0x17 | VDW_TX |
| 4:0 | | | valid date width |
| | | | 0x17: 24 bits data width; 0x0F: 16 bits data |
| | | | width; others: reserved |

CODEC_DI2S_TXCR3_TXCMD

Address: Operational Base + offset (0x004f)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | TXS |
| 7 | RW | 0x0 | tx transfer start |
| | | | 0: tx stop 1:tx start |
| 6 | RW | 0x0 | TXC |
| 6 | KVV | | tx transfer clear, high active |
| | | | RCNT_TX |
| 5:0 | RW | | right justified counter for I2S right justified |
| | | | slave mode only |

gas_gauge_ADC_CONFIG0

Address: Operational Base + offset (0x0050)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | GG_EN |
| 7 | RW | 0x1 | GG_EN: Gasgauge module enable bit |
| | | | 0:disable 1: enable |
| | | | SYS_VOL_ADC_EN |
| _ | RW | 0x0 | SYS_VOL_ADC_EN: if GG_EN=0, then the |
| 6 | | | ADC of SYS voltage controlled by the bit |
| | | | 0:disable 1:enable |

Rev 1.01 RK817 Datasheet

| Bit | Attr | Reset Value | Description |
|----------|-------|-------------|--|
| | | | TS_ADC_EN |
| 5 | RW | 0×0 | TS_ADC_EN: if GG_EN=0, the ADC of TS1 |
| 3 | KVV | UXU | controlled by the bit |
| | | | 0:disable 1:enable |
| | | | USB_VOL_ADC_EN |
| 4 | RW | 0x0 | USB_VOL_ADC_EN: if GG_EN=0, the ADC |
| 7 | IXVV | 0.00 | of USB voltage by the bit |
| | | | 0:disable 1:enable |
| | | 0x1 | BAT_VOL_ADC_EN |
| 3 | RW | | BAT_VOL_ADC_EN: if GG_EN=0, then the |
| 3 | | | ADC of BAT voltage controlled by the bit |
| | | | 0:disable 1:enable |
| | | | BAT_CUR_ADC_EN |
| 2 | RW | 0x1 | BAT_CUR_ADC_EN: if GG_EN=0, then the |
| 2 | I V V | | ADC of BAT current controlled by the bit |
| | | | 0:disable 1:enable |
| 1 | RW | 0x0 | RESV |
| T | KVV | | RESV:Reserve |
| | | | ADC_SLP_RATE |
| 0 | RW | 0x0 | ADC_SLP_RATE: the ADC sample rate: |
| | | | 0:512; 1:1024 |

gas_gauge_ADC_CONFIG1
Address: Operational Base + offset (0x0055)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | VOL_CUR_CALIB_UPD |
| | | | VOL_CUR_CALIB_UPD: The voltage ADC and |
| 7 | RC | 0x0 | current ADC calibration finished status |
| | | | 0:not finished 1:finished |
| | | | (Write "1" to clear) |
| 6 | RW | 0×0 | RESV |
| O | RVV | UXU | RESV:Reserve |
| | | 0x3 | VOL_ADC_TSCUR_SEL |
| 5:4 | RW | | VOL_ADC_TSCUR_SEL: TS pin flow out |
| 3.4 | KVV | | current in active state |
| | | | 00:20uA 01:40uA 10:60uA 11:80uA |
| | | | TS_FUN |
| 3 | RW | 0×0 | TS_FUN: TS pin function selection |
| 3 | | | 0:source current to TS pin |
| | | | 1:external voltage input directly |
| 2 | RW | 0x0 | RESV |
| 2 | | | RESV:Reserve |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------------------------|
| | RW | 0x0 | RLX_CUR_FILTER |
| 1.0 | | | RLX_CUR_FILTER: Relax mode enter |
| 1:0 | | | threshold filter. |
| | | | 00:4S; 01:1S; 10:2S; 11:8S; |

gas_gauge_GG_CON

Address: Operational Base + offset (0x0056)

| Bit | Attr | Reset Value | Description |
|-----------------|--------|-------------|--|
| | | | RLX_SPT |
| | | | RLX_SPT: relax mode voltage sampling |
| 7:6 | RW | 0x1 | interval time |
| | | | T_RELAX: Relax mode enter and quit time |
| | | | 00:8min 01:16min 10:32min 11:48min |
| | | | ADC_OFF_CAL_INTERV |
| 5:4 | RW | 0x0 | ADC_OFF_CAL_INTERV<1:0>: ADC offset |
| J. 4 | IX V V | 0.00 | calibration interval time |
| | | | 00:8min 01:16min 10:32min 11:48min |
| | | | FRAME_SMP_INTERV |
| 3:2 | RW | 0x1 | FRAME_SMP_INTERV<1:0>:Data frame |
| 3.2 | KVV | OXI | sample interval in the sleep state(Unit:S) |
| | | | 00:0S 01:1S 10:2S 11:3S |
| | | | VOL_OUT_MOD |
| 1 | RW | 0x0 | VOL_OUT_MOD: Voltageoutput mode |
| | | | 0:Average Voltage 1:Instant Voltage |
| | | | CUR_OUT_MOD |
| 0 | RW | 0x0 | CUR_OUT_MOD: Current output mode |
| | | | 0:Average Current 1:Instant Current |

gas_gauge_GG_STS

Address: Operational Base + offset (0x0057)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--------------------------------------|
| | | | OCV_STS |
| 7 | RO | 0×0 | OCV_STS: OCV mode status. |
| | KO | UXU | 1: ocv mode; |
| | | | 0: null ocv mode. |
| | | | TERM_UPD |
| 6 | RO | 0x0 | TERM_UPD: Flag bit for Q_TERM update |
| | | | 0: NOT 1:YES |
| | | | QMAX_UPD_SOFT |
| 5 | RW | 0×0 | QMAX_UPD_SOFT: software Flag bit for |
| | | | QMAX update |
| | | | 0: NOT 1:YES |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | 0×0 | BAT_CON |
| 4 | RO | | BAT_CON: battery first connection, edge |
| 7 | KO | UXU | trigger |
| | | | 0:NOT 1:YES |
| | | | RELAX_VOL1_UPD |
| 3 | RO | 0x0 | RELAX_VOL1_UPD: battery voltage1 |
| | | UXU | updated in relax status |
| | | | 0:NOT 1:YES |
| | | | RELAX_VOL2_UPD |
| 2 | RO | 0x0 | RELAX_VOL2_UPD: battery voltage2 |
| _ | KO | OXO . | updated in relax status |
| | | | 0:NOT 1:YES |
| | | | RELAX_STS |
| 1 | RO | 0x0 | RELAX_STS: battery coming into relax status |
| | | | 0:NOT 1:YES |
| | | | OCV_UPD |
| 0 | RO | 0x0 | OCV_UPD: Flag bit for OCV update |
| | | | 0: NOT 1:YES |

gas_gauge_RELAX_THRE_H

Address: Operational Base + offset (0x0058)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--------------------------------------|
| | | | RELAX_THRE_CUR |
| 7:0 | RW | 0x00 | RELAX_THRE_CUR: relax mode threshold |
| | | | current set. <15:8> |

gas_gauge_RELAX_THRE_L

Address: Operational Base + offset (0x0059)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--------------------------------------|
| | | | RELAX_THRE_CUR |
| 7:0 | RW | 0x60 | RELAX_THRE_CUR: relax mode threshold |
| | | | current set. <7:0> |

gas_gauge_RELAX_VOL1_H

Address: Operational Base + offset (0x005a)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|------------------------------------|
| | | | RELAX_VOL1_H |
| 7:0 | RO | 0x00 | RELAX_VOL1_H<15:8>: relax 1st mode |
| | | | voltage |

gas_gauge_RELAX_VOL1_L

Address: Operational Base + offset (0x005b)

Rev 1.01

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------------------|
| | | | RELAX_VOL1_L |
| 7:0 | RO | 0x00 | RELAX_VOL1_L<7:0>: relax 1st mode |
| | | | voltage |

gas_gauge_RELAX_VOL2_H

Address: Operational Base + offset (0x005c)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------------------------|
| | | | RELAX_VOL2 |
| 7:0 | RO | 0x00 | RELAX_VOL2<15:8>: relax 2nd mode |
| | | | voltage |

gas_gauge_RELAX_VOL2_L

Address: Operational Base + offset (0x005d)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------|
| | | | RELAX_VOL2 |
| 7:0 | RO | 0x00 | RELAX_VOL2<7:0>: relax 2nd mode |
| | | | voltage |

gas_gauge_RELAX_CUR1_H

Address: Operational Base + offset (0x005e)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| 7:0 | RO | 0×00 | RELAX_CUR1 |
| 7.0 | KO | UXUU | RELAX_CUR1<15:8>:relax 1st mode current |

gas_gauge_RELAX_CUR1_L

Address: Operational Base + offset (0x005f)

| Bit | Attr | Reset Value | Description |
|-----|------|--------------------|--|
| 7:0 | RO | 0×00 | RELAX_CUR1 RELAX CUR1<7:0>: relax 1st mode current |

gas_gauge_RELAX_CUR2_H

Address: Operational Base + offset (0x0060)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------------------------|
| | | | RELAX_CUR2 |
| 7:0 | RO | 0x00 | RELAX_CUR2<15:8>: relax 2nd mode |
| | | | current |

gas_gauge_RELAX_CUR2_L

Address: Operational Base + offset (0x0061)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| 7.0 | RO | 000 | RELAX_CUR2 |
| 7:0 | RO | 0x00 | RELAX_CUR2<7:0>: relax 2nd mode current |

gas_gauge_OCV_THRE_VOL

Address: Operational Base + offset (0x0062)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------------------------|
| | RW | 0×00 | OCV_THRE_VOL |
| 7.0 | | | OCV_THRE_VOL:OCV mode threshold. |
| 7:0 | | | 00:0.5mV; 01:1mV; |
| | | | 02:1.5mVFF:127.5mV |

gas_gauge_OCV_VOL_H

Address: Operational Base + offset (0x0063)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--------------------------------|
| 7:0 | D.O. | 000 | OCV_VOL_REG |
| 7.0 | RO | 0x00 | OCV_VOL_REG<15:8>: OCV voltage |

gas_gauge_OCV_VOL_L

Address: Operational Base + offset (0x0064)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|------------------------------|
| 7:0 | RO | 0x00 | OCV_VOL_REG |
| 7.0 | KO | UXUU | OCV_VOL_REG<7:0>:OCV voltage |

gas_gauge_OCV_VOL0_H

Address: Operational Base + offset (0x0065)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------------------------|
| 7:0 | DO | 000 | OCV_VOL0_REG |
| 7.0 | RO | 0x00 | OCV_VOL0_REG<15:8>:OCV voltage 0 |

gas_gauge_OCV_VOL0_L

Address: Operational Base + offset (0x0066)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------|
| 7:0 | RO | 0x00 | OCV_VOL0_REG |
| | | | OCV_VOL0_REG<7:0>:OCV voltage 0 |

gas_gauge_OCV_CUR_H

Address: Operational Base + offset (0x0067)

| Bit | Attr | Reset Value | Description |
|--------|------|---------------|-------------------------------|
| 7:0 RC | DO. | 0×00 | OCV_CUR_REG |
| | RU | | OCV_CUR_REG<15:8>:OCV current |

gas_gauge_OCV_CUR_L

Address: Operational Base + offset (0x0068)

| Bit | Attr | Reset Value | Description | |
|-----|------|-------------|------------------------------|--|
| 7:0 | RO | 0×00 | OCV_CUR_REG | |
| 7.0 | KO | 0000 | OCV_CUR_REG<7:0>:OCV current | |

gas_gauge_OCV_CUR0_H

Address: Operational Base + offset (0x0069)

| Bit | Attr | Reset Value | Description |
|-----|--------|----------------|-----------------------------------|
| 7.0 | 7:0 RO | 10×00 | OCV_CUR0_REG |
| 7:0 | | | OCV_CUR0_REG<15:8>: OCV current 0 |

gas_gauge_OCV_CUR0_L

Address: Operational Base + offset (0x006a)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------------------------|
| 7:0 | RO | 0×00 | OCV_CUR0_REG |
| 7.0 | KU | UXUU | OCV_CUR0_REG<7:0>: OCV current 0 |

gas_gauge_PWRON_VOL_H

Address: Operational Base + offset (0x006b)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| 7:0 | RO | | PWRON_VOL_REG PWRON_VOL_REG<15:8>: power on bat voltage |

gas_gauge_PWRON_VOL_L

Address: Operational Base + offset (0x006c)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------------------------|
| | | | PWRON_VOL_REG |
| 7:0 | RO | 0x00 | PWRON_VOL_REG<7:0>: power on bat |
| | | | voltage |

gas_gauge_PWRON_CUR_H

Address: Operational Base + offset (0x006d)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------------------|
| | | | PWRON_CUR_REG |
| 7:0 | RO | 0x00 | PWRON_CUR_REG<15:8>: power on bat |
| | | | current |

gas_gauge_PWRON_CUR_L

Address: Operational Base + offset (0x006e)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------------------------|
| | | | PWRON_CUR_REG |
| 7:0 | RO | 0x00 | PWRON_CUR_REG<7:0>: power on bat |
| | | | current |

gas_gauge_OFF_CNT

Address: Operational Base + offset (0x006f)

| Bit | Attr | Reset Value | Description |
|--------|-------|-------------|------------------------------|
| 7:0 R\ | RW | 0,400 | OFF_CNT |
| 7.0 | IK VV | 0x00 | OFF_CNT<7:0>: power off time |

gas_gauge_Q_INIT_H3

Address: Operational Base + offset (0x0070)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-------------------------------------|
| 7:0 | RW | 0×00 | Q_INIT Q_INIT<31:24>:power off time |

gas_gauge_Q_INIT_H2

Address: Operational Base + offset (0x0071)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-------------------------------------|
| 7:0 | RW | 0x00 | Q_INIT Q_INIT<23:16>:power off time |

gas_gauge_Q_INIT_L1

Address: Operational Base + offset (0x0072)

| | Bit | Attr | Reset Value | Description |
|-----|-----|------|-------------|------------------------------------|
| 7:0 | 0 | RW | 0x00 | Q_INIT Q_INIT<15:8>:power off time |

gas_gauge_Q_INIT_L0

Address: Operational Base + offset (0x0073)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------------------|
| 7:0 | RW | 0x00 | Q_INIT Q_INIT<7:0>:power off time |

gas_gauge_Q_PRES_H3

Address: Operational Base + offset (0x0074)

| Bit | Attr | Reset Value | Description | 1 | |
|-----|------|-------------|---------------------------------|-------|--|
| 7:0 | RO | 0x00 | Q_PRES Q_PRES<31:24>:Coulomp | value | |
| | | | Q_i NES \S1.247.Codiomp | value | |

gas_gauge_Q_PRES_H2

Address: Operational Base + offset (0x0075)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|------------------------------------|
| 7:0 | RO | 0x00 | Q_PRES Q_PRES<23:16>:Coulomp_value |

gas_gauge_Q_PRES_L1

Address: Operational Base + offset (0x0076)

| Bit | Attr | Reset Value | Description |
|-----|--------|-------------|----------------------------|
| 7.0 | 0×00 | Q_PRES | |
| 7.0 | 7:0 RO | 0000 | Q_PRES<15:8>:Coulomp value |

gas_gauge_Q_PRES_L0

Address: Operational Base + offset (0x0077)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------|
| 7:0 | RO | 0×00 | Q_PRES |
| | | UXUU | Q_PRES<7:0>:Coulomp value |

gas_gauge_BAT_VOL_H

Address: Operational Base + offset (0x0078)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------------------|
| 7:0 | RO | 0×00 | BAT_VOL |
| 7.0 | KO | UXUU | BAT_VOL<15:8>: bat voltage |

gas_gauge_BAT_VOL_L

Address: Operational Base + offset (0x0079)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--------------------------|
| 7:0 | RO | 0x00 | BAT_VOL |
| 7.0 | KU | | BAT_VOL<7:0>:bat voltage |

gas_gauge_BAT_CUR_H

Address: Operational Base + offset (0x007a)

| Bit | Attr | Reset Value | Description |
|-----|--------|-------------|-------------------------------|
| 7:0 | 7:0 RO | 0×00 | BAT_CUR |
| | | | BAT_CUR<15:8>:battery current |

gas_gauge_BAT_CUR

Address: Operational Base + offset (0x007b)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------------|
| 7:0 | RO | 0x00 | BAT_CUR |
| 7.0 | KO | | BAT_CUR<7:0>:BAT_CUR: battery current |

gas_gauge_BAT_TS_H

Address: Operational Base + offset (0x007c)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------|
| 7.0 | DO. | 10x00 | BAT_TS |
| 7:0 | RO | | BAT_TS<15:8>:TS ADC value |

gas_gauge_BAT_TS_L

Address: Operational Base + offset (0x007d)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------|
| 7.0 | BO. | 0x00 | BAT_TS |
| 7.0 | RO | UXUU | BAT TS<7:0>: TS ADC value |

gas_gauge_USB_VOL_H

Address: Operational Base + offset (0x007e)

| Bit | Attr | Reset Value | Description |
|--------|------|-------------|----------------------------------|
| 7:0 RO | 0×00 | USB_VOL | |
| 7.0 | RU | OXOO | USB_VOL<15:8>: USB voltage value |

gas_gauge_USB_VOL_L

Address: Operational Base + offset (0x007f)

| Bit | Attr | Reset Value | Description |
|------|------|-------------|---------------------------------|
| 7:0 | RO | 0×00 | USB_VOL |
| / 10 | | 0,00 | USB_VOL<7:0>: USB voltage value |

gas_gauge_SYS_VOL_H

Address: Operational Base + offset (0x0080)

| Bit | Attr | Reset Value | Description |
|-----|--------|-------------|----------------------------------|
| 7.0 | 7:0 RO | 10x00 | SYS_VOL |
| 7.0 | | | SYS_VOL<15:8>: SYS voltage value |

gas_gauge_SYS_VOL_L

Address: Operational Base + offset (0x0081)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------|
| 7:0 | RO | 0×00 | SYS_VOL |
| 7.0 | RO | 0000 | SYS_VOL<7:0>: SYS voltage value |

gas_gauge_Q_MAX_H3

Address: Operational Base + offset (0x0082)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------------------|
| 7:0 | RW | 0x00 | Q_MAX Q_MAX<31:24>: Qmax value |

gas_gauge_Q_MAX_H2

Address: Operational Base + offset (0x0083)

| E | Bit | Attr | Reset Value | Description |
|-----|-----|------|-------------|-----------------------------------|
| 7:0 |) | RW | 0x00 | Q_MAX Q_MAX<23:16>: Qmax value |

gas_gauge_Q_MAX_L1

Address: Operational Base + offset (0x0084)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------------------------|
| 7:0 | RW | 0×00 | Q_MAX Q_MAX<15:8>: Qmax value |

gas_gauge_Q_MAX_L0

Address: Operational Base + offset (0x0085)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------|
| 7:0 | RW | 0x00 | Q_MAX Q_MAX<7:0>: Qmax value |

gas_gauge_Q_TERM_H3

Address: Operational Base + offset (0x0086)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| 7:0 | RO | 0x00 | Q_TERM Q_TERM<31:24>: charge terminal Coulomp value |

gas_gauge_Q_TERM_H2

Address: Operational Base + offset (0x0087)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| 7:0 | RO | 0×00 | Q_TERM Q_TERM<23:16>: charge terminal Coulomp |
| | | | value |

gas_gauge_Q_TERM_L1

Address: Operational Base + offset (0x0088)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7:0 | RO | 0×00 | Q_TERM Q_TERM<15:8>: charge terminal Coulomp |
| | | | value |

gas_gauge_Q_TERM_L0

Address: Operational Base + offset (0x0089)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| 7:0 | RO | 0×00 | Q_TERM Q_TERM<7:0>: charge terminal Coulomp value |

gas_gauge_Q_OCV_H3

Address: Operational Base + offset (0x008a)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7:0 | RO | 0x00 | Q_OCV Q_OCV<31:24>:OCV update Coulomp value |

gas_gauge_Q_OCV_H2

Address: Operational Base + offset (0x008b)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| 7:0 | RO | 0x00 | Q_OCV Q_OCV<23:16>:OCV update Coulomp value |

gas_gauge_Q_OCV_L1

Address: Operational Base + offset (0x008c)

| Bit | Attr | Reset Value | Description |
|--------|-------|-------------|--------------------------------------|
| 7:0 RC | BO. | 0x00 | Q_OCV |
| 7.0 | :0 RO | | Q_OCV<15:8>:OCV update Coulomp value |

gas_gauge_Q_OCV_L0

Address: Operational Base + offset (0x008d)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| 7:0 | RO | 0x00 | Q_OCV Q_OCV<7:0>:OCV update Coulomp value |

gas_gauge_OCV_CNT

Address: Operational Base + offset (0x008e)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| 7:0 | RW | 10×00 | OCV_CNT OCV_CNT<7:0>: two OCV time interval |

gas_gauge_SLEEP_CON_SAMP_CUR_H

Address: Operational Base + offset (0x008f)

| Bit | Attr | Reset Value | Description |
|-----|-------|-------------|--|
| | | | SLEEP_CON_SAMP_CUR |
| | | | SLEEP_CON_SAMP_CUR<15:8>:SLEEP |
| 7:0 | RW 0x | 0×00 | mode, When the current is greater than the |
| 7.0 | | | set value, it is sampled once again, until it is |
| | | | less than the set value, and the value is |
| | | | updated to the RELAX register |

gas_gauge_SLEEP_CON_SAMP_CUR

Address: Operational Base + offset (0x0090)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | SLEEP_CON_SAMP_CUR |
| | | | SLEEP_CON_SAMP_CUR<7:0>: SLEEP |
| 7:0 | RW | 0x60 | mode, When the current is greater than the |
| 7.0 | KVV | | set value, it is sampled once again, until it is |
| | | | less than the set value, and the value is |
| | | | updated to the RELAX register |

gas_gauge_CAL_OFFSET_H

Address: Operational Base + offset (0x0091)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------------------|
| | | | CAL_OFFSET_REG |
| 7:0 | RW | 0x7f | CAL_OFFSET_REG<15:8>: PCB current |
| | | | offset value high bit |

gas_gauge_CAL_OFFSET_L

RK817 Datasheet Rev 1.01

Address: Operational Base + offset (0x0092)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | CAL_OFFSET_REG |
| 7:0 | RW | 0xff | CAL_OFFSET_REG<7:0>: PCB current offset |
| | | | value low bit |

gas_gauge_VCALIBO_H

Address: Operational Base + offset (0x0093)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | VCALIB0 |
| 7:0 | RO | 0x00 | VCALIB0<15:8>:Voltage0 offset value for AP |
| | | | to calculate offset error and gain error |

gas_gauge_VCALIBO_L

Address: Operational Base + offset (0x0094)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | VCALIB0 |
| 7:0 | RO | 0x00 | VCALIB0<7:0>:Voltage0 offset value for AP |
| | | | to calculate offset error and gain error |

gas_gauge_VCALIB1_H

Address: Operational Base + offset (0x0095)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | VCALIB1 |
| 7:0 | RO | 0x00 | VCALIB1<15:8>:Voltage1 offset value for AP |
| | | | to calculate offset error and gain error |

gas_gauge_VCALIB1_L

Address: Operational Base + offset (0x0096)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | VCALIB1 |
| 7:0 | RO | 0x00 | VCALIB1<7:0>:Voltage1 offset value for AP |
| | | | to calculate offset error and gain error |

gas_gauge_IOFFSET_H

Address: Operational Base + offset (0x0097)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|------------------------------------|
| | | | IOFFSET |
| 7:0 | RO | 0x00 | IOFFSET<15:8>:Current offset value |
| | | | calculated |

gas_gauge_IOFFSET_L

Address: Operational Base + offset (0x0098)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------------------|
| | | | IOFFSET |
| 7:0 | RO | 0x00 | IOFFSET<7:0>:Current offset value |
| | | | calculated |

gas_gauge_BAT_R0

Address: Operational Base + offset (0x0099)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------------------|
| 7:0 | RW | 000 | BAT_R0 |
| 7.0 | KVV | 0x00 | BAT_R0<7:0>:BAT resistance |

gas_gauge_BAT_R1

Address: Operational Base + offset (0x009a)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------------------|
| 7:0 | RW | 0×00 | BAT_R1 |
| 7.0 | KVV | 0x00 | BAT_R1<7:0>:BAT resistance |

gas_gauge_BAT_R2

Address: Operational Base + offset (0x009b)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------------------|
| 7:0 | RW | 0x00 | BAT_R2 BAT_R2<7:0>:BAT resistance |

gas_gauge_BAT_R3

Address: Operational Base + offset (0x009c)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------------------|
| 7:0 | RW | 0x00 | BAT_R3 |
| 7.0 | 1200 | OXOO | BAT_R3<7:0>:BAT resistance |

gas_gauge_DATA0

Address: Operational Base + offset (0x009d)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------|
| 7.0 | DW | 000 | DATA |
| 7:0 | RW | 0x00 | DATA<7:0>:data for AP |

gas_gauge_DATA1

Address: Operational Base + offset (0x009e)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------|
| 7.0 | DW | 000 | DATA |
| 7:0 | RW | 0x00 | DATA<7:0>:data for AP |

gas_gauge_DATA2

Address: Operational Base + offset (0x009f)

| Bit | Attr | Reset Value | Description | |
|-----|------|-------------|-----------------------|--|
| 7.0 | DW | 0×00 | DATA | |
| 7:0 | RW | UXUU | DATA<7:0>:data for AP | |

gas_gauge_DATA3

Address: Operational Base + offset (0x00a0)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------|
| 7:0 | DW | | DATA |
| 7:0 | RW | 0x00 | DATA<7:0>:data for AP |

gas_gauge_DATA4

Address: Operational Base + offset (0x00a1)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------------------|
| 7:0 | RW | 0x00 | DATA DATA<7:0>:data for AP |

gas_gauge_DATA5

Address: Operational Base + offset (0x00a2)

| Bit | Attr | Reset Value | Description |
|-----|--------|-------------|-----------------------|
| 7.0 | 7:0 RW | 10x00 | DATA |
| 7.0 | | | DATA<7:0>:data for AP |

gas_gauge_DATA6

Address: Operational Base + offset (0x00a3)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------|
| 7:0 | RW | 10×00 | DATA |
| | | | DATA<7:0>:data for AP |

gas_gauge_DATA7

Address: Operational Base + offset (0x00a4)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------|
| 7:0 | RW | 0x00 | DATA |
| | | | DATA<7:0>:data for AP |

gas_gauge_DATA8

Address: Operational Base + offset (0x00a5)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------|
| 7:0 | RW | 0x00 | DATA |
| 7.0 | KVV | W UXUU | DATA<7:0>:data for AP |

gas_gauge_DATA9

Address: Operational Base + offset (0x00a6)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------|
| 7:0 | RW | 0x00 | DATA |
| | | | DATA<7:0>:data for AP |

gas_gauge_DATA10

Address: Operational Base + offset (0x00a7)

| Bi | t | Attr | Reset Value | Description |
|-----|---|------|-------------|----------------------------|
| 7:0 | | RW | 0x00 | DATA DATA<7:0>:data for AP |

gas_gauge_DATA11

Address: Operational Base + offset (0x00a8)

| Bit | Attr | Reset Value | Description |
|-----|------|--------------------|-----------------------|
| 7:0 | RW | 0x00 | DATA |
| | | | DATA<7:0>:data for AP |

gas_gauge_VOL_ADC_B3

Address: Operational Base + offset (0x00a9)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-------------------|
| | | | VOL_ADC_B |
| 7:0 | RO | ОТР | VOL_ADC_B<31:24>: |
| | | | default:OTP |

gas_gauge_VOL_ADC_B2

Address: Operational Base + offset (0x00aa)

Register0000 Abstract

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|------------------|
| | | | VOL_ADC_B |
| 7:0 | RO | ОТР | VOL_ADC_B<23:16> |
| | | | default: OTP |

gas_gauge_VOL_ADC_B1

Address: Operational Base + offset (0x00ab)

Register0000 Abstract

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------|
| | | | VOL_ADC_B |
| 7:0 | RO | ОТР | VOL_ADC_B<15:8> |
| | | | default: OTP |

gas_gauge_VOL_ADC_B_7_0

Address: Operational Base + offset (0x00ac)

Register0000 Abstract

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------|
| | | | VOL_ADC_B0 |
| 7:0 | RO | ОТР | VOL_ADC_B<7:0> |
| | | | default: OTP |

gas_gauge_CUR_ADC_K3

Address: Operational Base + offset (0x00ad)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|------------------|
| | | | CUR_ADC_K |
| 7:0 | RO | OTP | CUR_ADC_K<31:24> |
| | | | default: OTP |

gas_gauge_CUR_ADC_K2

Address: Operational Base + offset (0x00ae)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|------------------|
| | | | CUR_ADC_K |
| 7:0 | RO | ОТР | CUR_ADC_K<23:16> |
| | | | default: OTP |

gas_gauge_CUR_ADC_K1

Address: Operational Base + offset (0x00af)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------|
| | | | CUR_ADC_K |
| 7:0 | RO | ОТР | CUR_ADC_K<15:8> |
| | | | default: OTP |

gas_gauge_CUR_ADC_K0

Address: Operational Base + offset (0x00b0)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------|
| | | | CUR_ADC_K0 |
| 7:0 | RO | ОТР | CUR_ADC_K<7:0> |
| | | | default: OTP |

PMIC_POWER_EN0

Address: Operational Base + offset (0x00b1)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | BUCK4_EN_MASK |
| | | | BUCK4_EN_MASK: MUST write them to "1" if |
| 7 | DW | 0.40 | want to change corresponding BUCK4_EN |
| 7 | RW | 0x0 | bit, The BUCK4_EN_MASK bits should be |
| | | | clear when BUCK4_EN bits have been |
| | | | written. |
| | | | BUCK3_EN_MASK |
| | | | BUCK3_EN_MASK: MUST write them to "1" if |
| 6 | RW | 0x0 | want to change corresponding BUCK3_EN |
| 0 | KVV | UXU | bit, The BUCK3_EN_MASK bits should be |
| | | | clear when BUCK3_EN bits have been |
| | | | written. |
| | | | BUCK2_EN_MASK |
| | | | BUCK2_EN_MASK: MUST write them to "1" if |
| 5 | RW | 0x0 | want to change corresponding BUCK2_EN |
| 3 | KVV | OXO . | bit, The BUCK2_EN_MASK bits should be |
| | | | clear when BUCK2_EN bits have been |
| | | | written. |
| | | | BUCK1_EN_MASK |
| | | | BUCK1_EN_MASK: MUST write them to "1" if |
| 4 | RW | 0x0 | want to change corresponding BUCK1_EN |
| | | 0.00 | bit, The BUCK1_EN_MASK bits should be |
| | | | clear when BUCK1_EN bits have been |
| | | | written. |
| | | | BUCK4_EN |
| | | | BUCK4_EN: BUCK4 enable in active mode |
| 3 | RW | ОТР | 1, Enable |
| | | OTP | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | | | BUCK3_EN |
| 2 | | | BUCK3_EN: BUCK3 enable in active mode |
| | RW | ОТР | 1, Enable |
| | | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-----|--------|-------------|---------------------------------------|
| | | | BUCK2_EN |
| | | | BUCK2_EN: BUCK2 enable in active mode |
| 1 | RW | ОТР | 1, Enable |
| 1 | IK V V | OTP | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | RW | ОТР | BUCK1_EN |
| | | | BUCK1_EN: BUCK1 enable in active mode |
| 0 | | | 1, Enable |
| U | | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_POWER_EN1

Address: Operational Base + offset (0x00b2)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | LDO4_EN_MASK |
| | | | LDO4_EN_MASK: MUST write them to "1" if |
| 7 | RW | 0x0 | want to change corresponding LDO4_EN |
| | | | bit, The LDO4_EN_MASK bits should be |
| | | | clear when LDO4_EN bits have been written. |
| | | | LDO3_EN_MASK |
| | | | LDO3_EN_MASK: MUST write them to "1" if |
| 6 | RW | 0x0 | want to change corresponding LDO3_EN |
| | | | bit, The LDO3_EN_MASK bits should be |
| | | | clear when LDO3_EN bits have been written. |
| | | | LDO2_EN_MASK |
| | | 0x0 | LDO2_EN_MASK: MUST write them to "1" if |
| 5 | RW | | want to change corresponding LDO2_EN |
| | | | bit, The LDO2_EN_MASK bits should be |
| | | | clear when LDO2_EN bits have been written. |
| | | | LDO1_EN_MASK |
| | | | LDO1_EN_MASK: MUST write them to "1" if |
| 4 | RW | 0x0 | want to change corresponding LDO1_EN |
| | | | bit, The LDO1_EN_MASK bits should be |
| | | | clear when LDO1_EN bits have been written. |
| | | ОТР | LDO4_EN |
| 3 | | | LDO4_EN: LDO4 enable in active mode |
| | RW | | 1, Enable |
| | | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-----|--------|-------------|-------------------------------------|
| | | | LDO3_EN |
| | | | LDO3_EN: LDO3 enable in active mode |
| 2 | RW | ОТР | 1, Enable |
| 2 | IK V V | OTF | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | | ОТР | LDO2_EN |
| | RW | | LDO2_EN: LDO2 enable in active mode |
| 1 | | | 1, Enable |
| 1 | | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | | ОТР | LDO1_EN |
| | | | LDO1_EN: LDO1 enable in active mode |
| 0 | RW | | 1, Enable |
| | KVV | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_POWER_EN2
Address: Operational Base + offset (0x00b3)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | LDO8_EN_MASK |
| | | | LDO8_EN_MASK: MUST write them to "1" if |
| 7 | RW | 0x0 | want to change corresponding LDO8_EN |
| | | | bit, The LDO8_EN_MASK bits should be |
| | | 1011 | clear when LDO8_EN bits have been written. |
| | | | LDO7_EN_MASK |
| | | | LDO7_EN_MASK: MUST write them to "1" if |
| 6 | RW | 0x0 | want to change corresponding LDO7_EN |
| | | | bit, The LDO7_EN_MASK bits should be |
| | | | clear when LDO7_EN bits have been written. |
| | | | LDO6_EN_MASK |
| | | | LDO6_EN_MASK: MUST write them to "1" if |
| 5 | RW | 0x0 | want to change corresponding LDO6_EN |
| | | | bit, The LDO6_EN_MASK bits should be |
| | | | clear when LDO6_EN bits have been written. |
| | | | LDO5_EN_MASK |
| | | | LDO5_EN_MASK: MUST write them to "1" if |
| 4 | RW | 0x0 | want to change corresponding LDO5_EN |
| | | | bit, The LDO5_EN_MASK bits should be |
| | | | clear when LDO5_EN bits have been written. |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-------------------------------------|
| | | | LDO8_EN |
| | | | LDO8_EN: LDO8 enable in active mode |
| 3 | RW | ОТР | 1, Enable |
| 3 | KVV | OTF | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | | | LDO7_EN |
| | | | LDO7_EN: LDO7 enable in active mode |
| 2 | RW | ОТР | 1, Enable |
| _ | IXVV | OTF | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | RW | | LDO6_EN |
| | | | LDO6_EN: LDO6 enable in active mode |
| 1 | | ОТР | 1, Enable |
| _ | | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | | | LDO5_EN |
| | | ОТР | LDO5_EN: LDO5 enable in active mode |
| 0 | RW | | 1, Enable |
| | | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_POWER_EN3
Address: Operational Base + offset (0x00b4)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7 | RW | 00 | RESV |
| / | KVV | 0x0 | RESV:Reserve |
| | | | OTG_EN_MASK |
| | | | OTG_EN _MASK: MUST write them to "1" if |
| 6 | RW | 0x0 | want to change corresponding OTG_EN bit, |
| | | | The OTG_EN_MASK bits should be clear |
| | | | when OTG_EN bits have been written. |
| | | | BOOST_EN_MASK |
| | | | BOOST_EN _MASK : MUST write them to "1" |
| 5 | RW | 0×0 | if want to change corresponding BOOST_EN |
| 5 | | | bit, The BOOST_EN_MASK bits should be |
| | | | clear when BOOST_EN bits have been |
| | | | written. |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | LDO9_EN_MASK |
| | | | LDO9_EN_MASK: MUST write them to "1" if |
| 4 | RW | 0x0 | want to change corresponding LDO9_EN |
| | | | bit, The LDO9_EN_MASK bits should be |
| | | | clear when LDO9_EN bits have been written. |
| 3 | RW | 0×0 | RESV |
| 3 | KVV | UXU | RESV: Reserve |
| | | | OTG_EN |
| | | | OTG_EN : OTG enable in active mode |
| 2 | RW | ОТР | 1, Enable |
| 2 | KVV | OTP | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | | | BOOST_EN |
| | | | BOOST_EN: BOOST enable in active mode |
| 1 | RW | W OTP | 1, Enable |
| 1 | KVV | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | | | LDO9_EN |
| | | | LDO9_EN: LDO9 enable in active mode |
| 0 | RW | ОТР | 1, Enable |
| | KVV | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_POWER_SLP_EN0
Address: Operational Base + offset (0x00b5)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--------------------------------------|
| 7 | RW | 00 | RESV |
| / | KVV | 0x0 | RESV:Reserve |
| | | | OTG_SLP_EN |
| | | | OTG_SLP_EN: OTG enable in SLEEP mode |
| 6 | RW | ОТР | 1, Enable |
| 0 | KVV | OTP | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | RW | ОТР | BOOST_SLP_EN |
| | | | BOOST_SLP_EN: BOOST enable in SLEEP |
| | | | mode |
| 5 | | | 1, Enable |
| | | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | LDO9_SLP_EN |
| | | | LDO9_SLP_EN: LDO9 enable in SLEEP mode |
| 4 | RW | ОТР | 1, Enable |
| | IXVV | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | | | BUCK4_SLP_EN |
| | | | BUCK4_SLP_EN: BUCK4 enable in SLEEP |
| | | | mode |
| 3 | RW | ОТР | 1, Enable |
| | | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | | ОТР | BUCK3_SLP_EN |
| | | | BUCK3_SLP_EN: BUCK3 enable in SLEEP |
| | | | mode |
| 2 | RW | | 1, Enable |
| | | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | RW | | BUCK2_SLP_EN |
| | | W OTP | BUCK2_SLP_EN: BUCK2 enable in SLEEP |
| | | | mode |
| 1 | | | 1, Enable |
| | | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | | | BUCK1_SLP_EN |
| | | | BUCK1_SLP_EN: BUCK1 enable in SLEEP |
| _ | RW | | mode |
| 0 | | OTP | 1, Enable |
| | | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_POWER_SLP_EN1
Address: Operational Base + offset (0x00b6)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | RW | ОТР | LDO8_SLP_EN |
| | | | LDO8_SLP_EN: LDO8 enable in SLEEP mode |
| 7 | | | 1, Enable |
| , | | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-----|--------|-------------|--|
| | | | LDO7_SLP_EN |
| | | | LDO7_SLP_EN: LDO7 enable in SLEEP mode |
| | DW | OTD | 1, Enable |
| 6 | RW | ОТР | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | | | LDO6_SLP_EN |
| | | | LDO6_SLP_EN: LDO6 enable in SLEEP mode |
| 5 | RW | ОТР | 1, Enable |
| 3 | KVV | OTP | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | | | LDO5_SLP_EN |
| | | | LDO5_SLP_EN: LDO5 enable in SLEEP mode |
| 4 | RW | ОТР | 1, Enable |
| 7 | IX V V | OTF | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | | | LDO4_SLP_EN |
| | | | LDO4_SLP_EN: LDO4 enable in SLEEP mode |
| 3 | RW | ОТР | 1, Enable |
| | IXVV | OTI | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | | | LDO3_SLP_EN |
| | | | LDO3_SLP_EN: LDO3 enable in SLEEP mode |
| 2 | RW | ОТР | 1, Enable |
| | | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | | | LDO2_SLP_EN |
| | | | LDO2_SLP_EN: LDO2 enable in SLEEP mode |
| 1 | RW | ОТР | 1, Enable |
| | | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |
| | | | LDO1_SLP_EN |
| |) RW | ОТР | LDO1_SLP_EN: LDO1 enable in SLEEP mode |
| 0 | | | 1, Enable |
| | | | 0, Disable |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_POWER_DISCHRG_EN0

Address: Operational Base + offset (0x00b7)

| Bit | Attr | Reset Value | Description | |
|-----|------|---------------------|---------------------------------------|---------------------|
| 7 | RW | DW 0v1 | 0x1 | RESV |
| / | KVV | UXI | RESV:Reserve | |
| | | | OTG_DISCHG_EN | |
| 6 | RW | 0×1 | OTG_DISCHG_EN: OTG discharge enable | |
| 0 | KVV | OXI | when the channel is off | |
| | | | 0: Disable 1:enable | |
| 5 | RW | 0x1 | RESV | |
| J | KVV | UXI | RESV:Reserve | |
| | | | LDO9_DISCHG_EN | |
| 4 | RW | 0x1 | LDO9_DISCHG_EN: LDO9 discharge enable | |
| - | KVV | OXI | when the channel is off | |
| | | | 0: Disable 1:enable | |
| | | N 0x1 | BUCK4_DISCHG_EN | |
| 3 | RW | | BUCK4_DISCHG_EN: BUCK4 discharge | |
| | IXVV | | enable when the channel is off | |
| | | | 0: Disable 1:enable | |
| | | 0×1 | BUCK3_DISCHG_EN | |
| 2 | RW | | BUCK3_DISCHG_EN: BUCK3 discharge | |
| | IXVV | | enable when the channel is off | |
| | | 0: Disable 1:enable | | |
| | | | BUCK2_DISCHG_EN | |
| 1 | D\M | RW 0x1 | BUCK2_DISCHG_EN: BUCK2 discharge | |
| 1 | KVV | | enable when the channel is off | |
| | | | | 0: Disable 1:enable |
| | | | BUCK1_DISCHG_EN | |
| 0 | RW | 0x1 | BUCK1_DISCHG_EN: BUCK1 discharge | |
| | | | enable when the channel is off | |
| | | | 0: Disable 1:enable | |

PMIC_POWER_DISCHRG_EN1
Address: Operational Base + offset (0x00b8)

| Bit | Attr | Reset Value | Description |
|-----|--------|-------------|---------------------------------------|
| | | | LDO8_DISCHG_EN |
| 7 | RW | 0×1 | LDO8_DISCHG_EN: LDO8 discharge enable |
| / | IK V V | OXI | when the channel is off |
| | | | 0: Disable 1:enable: |
| | RW | 0x1 | LDO7_DISCHG_EN |
| 6 | | | LDO7_DISCHG_EN: LDO7 discharge enable |
| 0 | | | when the channel is off |
| | | | 0: Disable 1:enable: |
| | | 0×1 | LDO6_DISCHG_EN |
| 5 | RW | | LDO6_DISCHG_EN: LDO6 discharge enable |
| | | | when the channel is off |
| | | | 0: Disable 1:enable: |

| Bit | Attr | Reset Value | Description |
|-----|--------|-------------|---------------------------------------|
| | | 0.1 | LDO5_DISCHG_EN |
| 4 | RW | | LDO5_DISCHG_EN: LDO5 discharge enable |
| 4 | KVV | 0×1 | when the channel is off |
| | | | 0: Disable 1:enable: |
| | | | LDO4_DISCHG_EN |
| 3 | RW | 0×1 | LDO4_DISCHG_EN: LDO4 discharge enable |
| 3 | KVV | UXI | when the channel is off |
| | | | 0: Disable 1:enable: |
| | | 0x1 | LDO3_DISCHG_EN |
| 2 | RW | | LDO3_DISCHG_EN: LDO3 discharge enable |
| 2 | KVV | | when the channel is off |
| | | | 0: Disable 1:enable: |
| | | 0x1 | LDO2_DISCHG_EN |
| 1 | RW | | LDO2_DISCHG_EN: LDO2 discharge enable |
| _ | IX V V | | when the channel is off |
| | | | 0: Disable 1:enable: |
| | RW | 0x1 | LDO1_DISCHG_EN |
| 0 | | | LDO1_DISCHG_EN: LDO1 discharge enable |
| 0 | | | when the channel is off |
| | | | 0: Disable 1:enable |

PMIC_POWER_CONFIGAddress: Operational Base + offset (0x00b9)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | LDO_SLP_LP_EN |
| 7 | RW | 0×0 | LDO_SLP_LP_EN: Low power function |
| / | KVV | UXU | enable bit of LDO |
| | | | 0: disable 1:enable |
| | | | BUCK3_FB_RES |
| 6 | RW | 0×0 | BUKC3_FB_RES: BUCK3 feedback select |
| 0 | KVV | UXU | 0: select external feedback resistor; 1: select |
| | | | internal feedback resistor |
| | RW | 0×0 | BUCK_3VLDO_BYPASS_EN |
| 5 | | | BUCK_3VLDO_BYPASS_EN:1:3V LDO disable |
| | | | and short to VDD enable bit |
| | | | 0: disable 1:enable |
| | RW | 0×0 | BUCK_3VLDO_LP_EN |
| 4 | | | BUCK_3VLDO_LP_EN: Low power function |
| 7 | | | enable bit of 3VLDO |
| | | | 0: disable 1:enable |
| 3 | RW | 0x0 | BUCK4_LP_EN |
| | | | BUCK4_LP_EN: Low power function enable |
| | | | bit of BUCK4 |
| | | | 0: disable 1:enable |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | BUCK3_LP_EN |
| 2 | RW | 0×0 | BUCK3_LP_EN: Low power function enable |
| 2 | KVV | UXU | bit of BUCK3 |
| | | | 0: disable 1:enable |
| | | 0x0 | BUCK2_LP_EN |
| 1 | RW | | BUCK2_LP_EN: Low power function enable |
| 1 | KVV | | bit of BUCK2 |
| | | | 0: disable 1:enable |
| | | 0x0 | BUCK1_LP_EN |
| 0 | RW | | BUCK1_LP_EN: Low power function enable |
| | | | bit of BUCK1 |
| | | | 0: disable 1:enable |

PMIC_BUCK1_CONFIG

Address: Operational Base + offset (0x00ba)

| | T _ | T | |
|-----|-------|-------------|--|
| Bit | Attr | Reset Value | Description |
| | | | BUCK1_RATE |
| | | | BUCK1_RATE<1:0>: BUCK1 voltage change |
| 7:6 | RW | 0×1 | rate after DVS |
| 7.0 | i cvv | OXI | 00: 3mV/uS; 01: 6.3mV/uS; |
| | | | 10:12.5mV/uS; 11: 25mV/uS |
| | | | reset by power down or RST. |
| | | | BUCK1_ILPK |
| | | | BUCK1_ILPK<2:0>: BUCK1 peak current |
| | | 0x4 | limit select, MUST linkage adjustment with |
| 5:3 | RW | | the BUCK1_ILVL<2:0>(write the same code) |
| | | | 000:2A 010:2.25A 010:2.5A 011:2.75A |
| | | | 100:3A 110:3.25A 110:3.5A 111:3.75A |
| | | | reset by power down or RST. |
| | | | BUCK1_ILVL |
| | | | BUCK1_ILVL<2:0>: BUCK1 valley current |
| | | | limit select, linkage adjustment with the |
| 2:0 | RW | 0x4 | BUCK1_ILPK<2:0>(write the same code) |
| | | | 000:2A 010:2.25A 010:2.5A 011:2.75A |
| | | | 100:3A 110:3.25A 110:3.5A 111:3.75A |
| | | | reset by power down or RST. |

PMIC_BUCK1_ON_VSEL

Address: Operational Base + offset (0x00bb)

| Bit | Attr | Reset Value | Description |
|-------|------|-------------|---|
| | | | BUCK1_ON_FPWM |
| | | | BUCK1_ON_FPWM: BUCK1 Forced PWM |
| 7 | RW | 0×0 | mode selection |
| | | OXO . | 1, Forced PWM mode in active mode; |
| | | | 0, PWM/PFM auto change mode |
| | | | reset by power down or RST. |
| | | | BUCK1_ON_VSEL |
| | | | BUCK1_ON_VSEL<6:0>: BUCK1 active |
| | | | mode voltage select |
| | | | 0000000:0.5V |
| | | | 0000001:0.5125V |
| | | | 0000010:0.525V |
| C - O | DW | OTD | 1010000:1 51/ |
| 6:0 | RW | ОТР | 1010000:1.5V |
| | | | 1010001:1.6V |
| | | | 1010010:1.7V |
| | | | 1011000:2.3V |
| | | | 1011000:2.3V 1011001~1111111:2.4V |
| | | | |
| | | | the default value is set by otp reset by power down or RST. |
| | | | reset by power down or KST. |

PMIC_BUCK1_SLP_VSEL
Address: Operational Base + offset (0x00bc)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------------------|
| | | | BUCK1_SLP_FPWM |
| | | | BUCK1_SLP_FPWM: |
| 7 | RW | 0x0 | 1, Forced PWM mode in sleep mode. |
| | | | 0, PWM/PFM auto change mode. |
| | | | reset by power down or RST. |
| | | | BUCK1_SLP_VSEL |
| | | | BUCK1_SLP_VSEL<6:0>: BUCK1 SLEEP |
| | | | mode voltage select |
| | | | 0000000:0.5V |
| | | | 0000001:0.5125V |
| | | | 0000010:0.525V |
| | | | |
| 6:0 | RW | OTP | 1010000:1.5V |
| | | | 1010001:1.6V |
| | | | 1010010:1.7V |
| | | | |
| | | | 1011000:2.3V |
| | | | 1011001~1111111:2.4V |
| | | | the default value is set byotp |
| | | | reset by power down or RST. |

PMIC_BUCK2_CONFIG

Address: Operational Base + offset (0x00bd)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | BUCK2_RATE |
| | | | BUCK2_RATE<1:0>: BUCK2 voltage change |
| 7:6 | RW | 0×1 | rate after DVS |
| 7.0 | IXVV | OXI | 00: 3mV/uS; 01: 6.3mV/uS; |
| | | | 10:12.5mV/uS; 11: 25mV/uS |
| | | | reset by power down or RST. |
| | | | BUCK2_ILPK |
| | | 0×4 | BUCK2_ILPK<2:0>: BUCK2 peak current |
| | | | limit select, MUST linkage adjustment with |
| 5:3 | RW | | the BUCK2_ILVL<2:0>(write the same code) |
| | | | 000:2A 010:2.25A 010:2.5A 011:2.75A |
| | | | 100:3A 110:3.25A 110:3.5A 111:3.75A |
| | | | reset by power down or RST. |
| | | | BUCK2_ILVL |
| | | W 0x4 | BUCK2_ILVL<2:0>: BUCK2 valley current |
| 2:0 | | | limit select, linkage adjustment with the |
| | RW | | BUCK2_ILPK<2:0>(write the same code) |
| | | | 000:2A 010:2.25A 010:2.5A 011:2.75A |
| | | | 100:3A 110:3.25A 110:3.5A 111:3.75A |
| | | | reset by power down or RST. |

PMIC_BUCK2_ON_VSEL

Address: Operational Base + offset (0x00be)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|------------------------------------|
| | | | BUCK2_ON_FPWM |
| 4 | | 00 | BUCK2_ON_FPWM: BUCK2 Forced PWM |
| 7 | RW | | mode selection |
| ' | | 0x0 | 1, Forced PWM mode in active mode; |
| | | | 0, PWM/PFM auto change mode |
| | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|------------|------|-------------|---|
| Bit 6:0 | Attr | OTP | BUCK2_ON_VSEL BUCK2_ON_VSEL<6:0>: BUCK2 active mode voltage select 0000000:0.5V 0000001:0.5125V 0000010:0.525V 1010000:1.5V 1010001:1.6V 1010010:1.7V |
| | | | 1011000:2.3V 1011001~1111111:2.4V |
| 6:0 | DW | OTP | |
| | | | 1011000:2.3V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_BUCK2_SLP_VSEL

Address: Operational Base + offset (0x00bf)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------------------|
| | | | BUCK2_SLP_FPWM |
| | | | BUCK2_SLP_FPWM: |
| 7 | RW | 0x0 | 1, Forced PWM mode in sleep mode. |
| | | | 0, PWM/PFM auto change mode. |
| | | | reset by power down or RST. |
| | | | BUCK2_SLP_VSEL |
| | | | BUCK2_SLP_VSEL<6:0>: BUCK2 SLEEP |
| | | | mode voltage select |
| | | | 0000000:0.5V |
| | | | 0000001:0.5125V |
| | | | 0000010:0.525V |
| | | | |
| 6:0 | RW | OTP | 1010000:1.5V |
| | | | 1010001:1.6V |
| | | | 1010010:1.7V |
| | | | |
| | | | 1011000:2.3V |
| | | | 1011001~1111111:2.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_BUCK3_CONFIG

Address: Operational Base + offset (0x00c0)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | BUCK3_RATE |
| | | | BUCK3_RATE<1:0>: BUCK3 voltage change |
| 7:6 | RW | 0x1 | rate after DVS |
| 7.0 | | OXI | 00: 3mV/uS; 01: 6.3mV/uS; |
| | | | 10:12.5mV/uS; 11: 25mV/uS |
| | | | reset by power down or RST. |
| | | | BUCK3_ILPK |
| | | 0x4 | BUCK3_ILPK<2:0>: BUCK3 peak current |
| | | | limit select, MUST linkage adjustment with |
| 5:3 | RW | | the BUCK3_ILVL<2:0>(write the same code) |
| | | | 000:1A 010:1.25A 010:1.5A 011:1.75A |
| | | | 100:2A 110:2.25A 110:2.5A 111:2.75A |
| | | | reset by power down or RST. |
| | | | BUCK3_ILVL |
| | | 0x4 | BUCK3_ILVL<2:0>: BUCK3 valley current |
| | | | limit select, linkage adjustment with the |
| 2:0 | RW | | BUCK3_ILPK<2:0>(write the same code) |
| | | | 000:1A 010:1.25A 010:1.5A 011:1.75A |
| | | | 100:2A 110:2.25A 110:2.5A 111:2.75A |
| | | | reset by power down or RST. |

PMIC_BUCK3_ON_VSEL
Address: Operational Base + offset (0x00c1)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | BUCK3_ON_FPWM |
| | | | BUCK3_ON_FPWM: BUCK3 Forced PWM mode selection |
| 7 | RW | 0x0 | 1, Forced PWM mode in active mode; |
| | | | 0, PWM/PFM auto change mode |
| 4 | | | reset by power down or RST. |
| | | | BUCK3_ON_VSEL |
| | | | BUCK3_ON_VSEL<6:0>: BUCK3 active |
| | | | mode voltage select |
| | | | 0000000:0.5V |
| | | | 0000001:0.5125V |
| | | | 0000010:0.525V |
| | | | |
| 6:0 | RW | ОТР | 1010000:1.5V |
| | | | 1010001:1.6V |
| | | | 1010010:1.7V |
| | | | |
| | | | 1011000:2.3V |
| | | | 1011001~1111111:2.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_BUCK3_SLP_VSEL

Address: Operational Base + offset (0x00c2)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------------------|
| | | | BUCK3_SLP_FPWM |
| | | | BUCK3_SLP_FPWM: |
| 7 | RW | 0x0 | 1, Forced PWM mode in sleep mode. |
| | | | 0, PWM/PFM auto change mode. |
| | | | reset by power down or RST. |
| | | | BUCK3_SLP_VSEL |
| | | | BUCK3_SLP_VSEL<6:0>: BUCK3 SLEEP |
| | | | mode voltage select |
| | | | 0000000:0.5V |
| | | | 0000001:0.5125V |
| | | | 0000010:0.525V |
| | | | |
| 6:0 | RW | ОТР | 1010000:1.5V |
| | | | 1010001:1.6V |
| | | | 1010010:1.7V |
| | | | |
| | | | 1011000:2.3V |
| | | | 1011001~1111111:2.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_BUCK4_CONFIG

Address: Operational Base + offset (0x00c3)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | BUCK4_RATE |
| | | | BUCK4_RATE<1:0>: BUCK4 voltage change |
| 7:6 | RW | 0×1 | rate after DVS |
| 7.0 | IXVV | OXI | 00: 3mV/uS; 01: 6.3mV/uS; |
| | | | 10:12.5mV/uS; 11: 25mV/uS |
| | | | reset by power down or RST. |
| | | | BUCK4_ILPK |
| | | | BUCK4_ILPK<2:0>: BUCK4 peak current |
| | | | limit select, MUST linkage adjustment with |
| 5:3 | RW | 0x4 | the BUCK4_ILVL<2:0>(write the same code) |
| | | | 000:1A 010:1.25A 010:1.5A 011:1.75A |
| | | | 100:2A 110:2.25A 110:2.5A 111:2.75A |
| | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | BUCK4_ILVL |
| | | | BUCK4_ILVL<2:0>: BUCK4 valley current |
| | | | limit select, linkage adjustment with the |
| 2:0 | RW | 0x4 | BUCK4_ILPK<2:0>(write the same code) |
| | | | 000:1A 010:1.25A 010:1.5A 011:1.75A |
| | | | 100:2A 110:2.25A 110:2.5A 111:2.75A |
| | | | reset by power down or RST. |

PMIC_BUCK4_ON_VSEL

Address: Operational Base + offset (0x00c4)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|------------------------------------|
| | | | BUCK4_ON_FPWM |
| | | | BUCK4_ON_FPWM: BUCK4 Forced PWM |
| 7 | RW | 0×0 | mode selection |
| / | KVV | 0.00 | 1, Forced PWM mode in active mode; |
| | | | 0, PWM/PFM auto change mode |
| | | | reset by power down or RST. |
| | | | BUCK4_ON_VSEL |
| | | | BUCK4_ON_VSEL<6:0>: BUCK4 active |
| | | | mode voltage select |
| | | | 0000000:0.5V |
| | RW | | 0000001:0.5125V |
| | | OTP | 0000010:0.525V |
| 6:0 | | | |
| 0.0 | IXVV | | 1010000:1.5V |
| | | | 1010001:1.6V |
| | | | 1010010:1.7V |
| | | | |
| | | | 1100011~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_BUCK4_SLP_VSEL

Address: Operational Base + offset (0x00c5)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-----------------------------------|
| | | | BUCK4_SLP_FPWM |
| | | | BUCK4_SLP_FPWM: |
| 7 | RW | 0x0 | 1, Forced PWM mode in sleep mode. |
| | | | 0, PWM/PFM auto change mode. |
| | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-----|--------|-------------|----------------------------------|
| | | | BUCK4_SLP_VSEL |
| | | | BUCK4_SLP_VSEL<6:0>: BUCK4 SLEEP |
| | | | mode voltage select |
| | | | 0000000:0.5V |
| | | RW OTP | 0000001:0.5125V |
| | DW | | 0000010:0.525V |
| 6:0 | | | |
| 0.0 | IX V V | | 1010000:1.5V |
| | | | 1010001:1.6V |
| | | | 1010010:1.7V |
| | | | |
| | | | 1100011~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_BUCK4_CMINAddress: Operational Base + offset (0x00c6)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | SYSUV_DLY_SEL |
| 7 | RW | 0x0 | SYSUV_DLY_SEL: Sys under voltage delay |
| | | | time selection 0: 5uS 1:50uS |
| | | | LDO3_UVSD_EN |
| 6 | RW | 0×0 | LDO3_UVSD_EN: SYSUV to shutdown the |
| | | OXO . | LDO3 function |
| | | | 0:Disable 1:enable |
| | | 0×0 | SYSUV_TRIG_RESETB_EN |
| 5 | RW | | SYSUV_TRIG_RESETB_EN:SYSUV to trigger |
| | IXVV | | restart the PMIC function |
| | | | 0:Disable 1:enable |
| 4 | RW | 0×0 | I2S_RX_MST |
| 4 | | | I2S RX module as master mode(1)/slave |
| | | | mode(0) |
| | | | reset by power down or RST. |
| | | | BUCK4_CMIN_EN |
| | | 0×0 | BUCK4_CMIN_EN:BUCK4 min Current limit |
| 3 | RW | | enable |
| | | | 1, Enable |
| | | | 0, Disable |
| | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--------------------------------|
| | | 10x2 | BUCK4_CMIN_SEL |
| | | | BUCK4_CMIN_SEL<2:1>: BUCK4 min |
| 2:1 | RW | | Current limit select |
| 2.1 | | | reset by power down or RST. |
| | | | 00:200mA 01:300mA 10:400mA |
| | | | 11:500mA |
| 0 | RW | 0x0 | RESV |
| | | | RESV: Reserve |

PMIC_LDO1_ON_VSEL

Address: Operational Base + offset (0x00cc)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | LDO1_IMAX |
| | | | LDO1_IMAX:LDO1 current limit setting |
| 7 | RW | 0x0 | 0: normal, |
| | | | 1: 130% of nominal value |
| | | | reset by power down or RST. |
| | RW | ОТР | LDO1_ON_VSEL |
| | | | LDO1_ON_VSEL: LDO1 active mode voltage |
| | | | select, 0.6V~3.4V(step=25mV) |
| c.0 | | | 0000000:0.6V |
| | | | 0000001:0.625V |
| 6:0 | | | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_LDO1_SLP_VSEL

Address: Operational Base + offset (0x00cd)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------------|
| 7 | RW | 00 | RESV |
| | KVV | 0x0 | RESV:Reserve |
| | | | LDO1_SLP_VSEL |
| | | | LDO1_SLP_VSEL:LDO1 SLEEP mode voltage |
| | | ОТР | select, 0.6V~3.4V(step=25mV) |
| | | | 0000000:0.6V |
| 6:0 | RW | | 0000001:0.625V |
| 0.0 | | | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_LDO2_ON_VSEL

Address: Operational Base + offset (0x00ce)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | LDO2_IMAX |
| | | | LDO2_IMAX:LDO2 current limit setting |
| 7 | RW | 0x0 | 0: normal, |
| | | | 1: 130% of nominal value |
| | | | reset by power down or RST. |
| | RW | ОТР | LDO2_ON_VSEL |
| | | | LDO2_ON_VSEL: LDO2 active mode voltage |
| | | | select, 0.6V~3.4V(step=25mV) |
| 6:0 | | | 0000000:0.6V |
| | | | 0000001:0.625V |
| 0.0 | | | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_LDO2_SLP_VSEL

Address: Operational Base + offset (0x00cf)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------------|
| 7 | RW | 0.0 | RESV |
| / | KW | 0x0 | RESV:Reserve |
| | | | LDO2_SLP_VSEL |
| | | | LDO2_SLP_VSEL:LDO2 SLEEP mode voltage |
| | | ОТР | select, 0.6V~3.4V(step=25mV) |
| | RW | | 0000000:0.6V |
| 6:0 | | | 0000001:0.625V |
| | | | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_LDO3_ON_VSEL

Address: Operational Base + offset (0x00d0)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--------------------------------------|
| | | | LDO3_IMAX |
| | | | LDO3_IMAX:LDO3 current limit setting |
| 7 | RW | 0x0 | 0: normal, |
| | | | 1: 130% of nominal value |
| | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-------|------|-------------|--|
| | | | LDO3_ON_VSEL |
| | | | LDO3_ON_VSEL: LDO3 active mode voltage |
| | | | select, 0.6V~3.4V(step=25mV) |
| | D.M. | O.T.D. | 000000:0.6V |
| C . O | | | 0000001:0.625V |
| 6:0 | RW | ОТР | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_LDO3_SLP_VSEL

Address: Operational Base + offset (0x00d1)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------------|
| 7 | RW | 00 | RESV |
| / | KVV | 0×0 | RESV:Reserve |
| | | | LDO3_SLP_VSEL |
| | | | LDO3_SLP_VSEL:LDO3 SLEEP mode voltage |
| | | | select, 0.6V~3.4V(step=25mV) |
| | RW | | 0000000:0.6V |
| 6:0 | | | 0000001:0.625V |
| | | | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_LDO4_ON_VSEL

Address: Operational Base + offset (0x00d2)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--------------------------------------|
| | | | LDO4_IMAX |
| | | | LDO4_IMAX:LDO4 current limit setting |
| 7 | RW | 0x0 | 0: normal, |
| | | | 1: 130% of nominal value |
| | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-------|------|-------------|--|
| | | | LDO4_ON_VSEL |
| | | | LDO4_ON_VSEL: LDO4 active mode voltage |
| | | | select, 0.6V~3.4V(step=25mV) |
| | RW | | 000000:0.6V |
| C . O | | | 0000001:0.625V |
| 6:0 | | | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_LDO4_SLP_VSEL

Address: Operational Base + offset (0x00d3)

| Bit | Attr | Reset Value | Description |
|-------|------|-------------|---------------------------------------|
| 7 | RW | 0x0 | RESV |
| / | KVV | UXU | RESV:Reserve |
| | | | LDO4_SLP_VSEL |
| | | | LDO4_SLP_VSEL:LDO4 SLEEP mode voltage |
| | | ОТР | select, 0.6V~3.4V(step=25mV) |
| | | | 0000000:0.6V |
| C . O | RW | | 0000001:0.625V |
| 6:0 | KVV | | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_LDO5_ON_VSEL

Address: Operational Base + offset (0x00d4)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-------------------------------------|
| | | | LDO5_IMAX |
| | | | LDO5_IMAX:LDO5current limit setting |
| 7 | RW | 0x0 | 0: normal, |
| | | | 1: 130% of nominal value |
| | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | LDO5_ON_VSEL |
| | | | LDO5_ON_VSEL: LDO5 active mode voltage |
| | | | select, 0.6V~3.4V(step=25mV) |
| | | | 000000:0.6V |
| | DIM | OTD | 0000001:0.625V |
| 6:0 | RW | OTP | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_LDO5_SLP_VSEL

Address: Operational Base + offset (0x00d5)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--------------------------------------|
| 7 | RW | 00 | RESV |
| / | KVV | 0x0 | RESV:Reserve |
| | | | LDO5_SLP_VSEL |
| | | | LDO5_SLP_VSEL:LDO5 SLEEP mode |
| | RW | | voltage select, 0.6V~3.4V(step=25mV) |
| | | | 0000000:0.6V |
| 6:0 | | | 0000001:0.625V |
| 0.0 | | | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_LDO6_ON_VSEL

Address: Operational Base + offset (0x00d6)

| | Bit | Attr | Reset Value | Description |
|---|-----|------|-------------|--------------------------------------|
| | | | | LDO6_IMAX |
| | | | | LDO6_IMAX:LDO6 current limit setting |
| ŀ | 7 | RW | 0x0 | 0: normal, |
| | | | | 1: 130% of nominal value |
| 1 | | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | LDO6_ON_VSEL |
| | | | LDO6_ON_VSEL: LDO6 active mode voltage |
| | | | select, 0.6V~3.4V(step=25mV) |
| | DW | OTD | 000000:0.6V |
| 6.0 | | | 0000001:0.625V |
| 6:0 | RW | ОТР | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_LDO6_SLP_VSEL

Address: Operational Base + offset (0x00d7)

| Bit | Attr | Reset Value | Description |
|-------|------|-------------|---------------------------------------|
| 7 | RW | 0.0 | RESV |
| / | KVV | 0×0 | RESV:Reserve |
| | | | LDO6_SLP_VSEL |
| | | | LDO6_SLP_VSEL:LDO6 SLEEP mode voltage |
| | RW | | select, 0.6V~3.4V(step=25mV) |
| | | | 0000000:0.6V |
| C . O | | | 0000001:0.625V |
| 6:0 | | | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_LDO7_ON_VSEL

Address: Operational Base + offset (0x00d8)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--------------------------------------|
| | | 0×0 | LDO7_IMAX |
| | DW | | Field0000 Abstract |
| 7 | | | LDO7_IMAX:LDO7 current limit setting |
| | RW | | 0: normal, |
| | | | 1: 130% of nominal value |
| | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | LDO7_ON_VSEL |
| | | | LDO7_ON_VSEL: LDO7 active mode voltage |
| | | | select, 0.6V~3.4V(step=25mV) |
| | RW | ОТР | 000000:0.6V |
| C.O | | | 0000001:0.625V |
| 6:0 | | | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_LDO7_SLP_VSEL

Address: Operational Base + offset (0x00d9)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------------|
| 7 | DW | 00 | RESV |
| / | RW | 0x0 | RESV:Reserve |
| | | | LDO7_SLP_VSEL |
| | | | LDO7_SLP_VSEL:LDO7 SLEEP mode voltage |
| | RW | | select, 0.6V~3.4V(step=25mV) |
| | | | 000000:0.6V |
| 6:0 | | | 0000001:0.625V |
| | | | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_LDO8_ON_VSEL

Address: Operational Base + offset (0x00da)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--------------------------------------|
| | | | LDO8_IMAX |
| | | | LDO8_IMAX:LDO8 current limit setting |
| 7 | RW | 0x0 | 0: normal, |
| | | | 1: 130% of nominal value |
| | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | LDO8_ON_VSEL |
| | | | Field0000 Abstract |
| | | | LDO8_ON_VSEL: LDO8 active mode voltage |
| | | | select, 0.6V~3.4V(step=25mV) |
| | | | 000000:0.6V |
| 6:0 | RW | ОТР | 0000001:0.625V |
| | | | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_LDO8_SLP_VSEL

Address: Operational Base + offset (0x00db)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------------|
| 7 | RW | 0.0 | RESV |
| / | KVV | 0×0 | RESV:Reserve |
| | | | LDO8_SLP_VSEL |
| | | | LDO8_SLP_VSEL:LDO8 SLEEP mode voltage |
| | | ОТР | select, 0.6V~3.4V(step=25mV) |
| 6:0 | | | 000000:0.6V |
| | RW | | 0000001:0.625V |
| | | | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_LDO9_ON_VSEL

Address: Operational Base + offset (0x00dc)

| | Bit | Attr | Reset Value | Description |
|---|-----|------|-------------|--------------------------------------|
| | | | | LDO9_IMAX |
| | | | | LDO9_IMAX:LDO9 current limit setting |
| | 7 | RW | 0x0 | 0: normal, |
| 4 | | | | 1: 130% of nominal value |
| | | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | LDO9_ON_VSEL |
| | | | LDO9_ON_VSEL: LDO9 active mode voltage |
| | | | select, 0.6V~3.4V(step=25mV) |
| | D.M. | O.T.D. | 000000:0.6V |
| C.O | | | 0000001:0.625V |
| 6:0 | RW | ОТР | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_LDO9_SLP_VSEL

Address: Operational Base + offset (0x00dd)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------------|
| 7 | RW | 0.0 | RESV |
| / | KVV | 0x0 | RESV:Reserve |
| | | | LDO9_SLP_VSEL |
| | | | LDO9_SLP_VSEL:LDO9 SLEEP mode voltage |
| | | | select, 0.6V~3.4V(step=25mV) |
| | | | 000000:0.6V |
| 6:0 | RW | | 0000001:0.625V |
| | | | 0000010:0.65V |
| | | | |
| | | | 1110000~1111111:3.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_BOOST_OTG_CONFIGO

Address: Operational Base + offset (0x00de)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | OTG_ILIM |
| 7:6 | RW | 0×0 | OTG_ILIM: OTG current limit selection |
| 7.0 | KVV | UXU | 00: 1A 01:1.5A 10:1.8A 11: 2.1A |
| | | | reset by power down or RST. |
| 5 | RW | 0×0 | RESV |
| 5 | KVV | | Reserved |
| | | W 0x1 | BOOST_ILMAX |
| | RW | | BOOST_ILMAX:BOOST inductor peak current |
| 4:3 | | | setting |
| | | | 00:2.5A 01:3A 10:4A 11:5A |
| | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-------------------------------------|
| | | | BOOST_ON_VSEL |
| | | | BOOST_ON_VSEL:BOOST active mode |
| | | | voltage select. |
| 2:0 | RW | OTP | 000:4.7V 001:4.8V 010:4.9V 011:5V |
| | | | 100:5.1V 101:5.2V 110:5.3V 111:5.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_BOOST_CONFIG1

Address: Operational Base + offset (0x00df)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7:5 | RW | 01 | RESV |
| 7.5 | KVV | 0x1 | Reserved |
| | | | BOOST_ZCD |
| | | | BOOST_ZCD<1:0>: BOOSTzero current |
| 4:3 | RW | 0x2 | detection select |
| | | | 00:50mA 01: 100mA 10:150mA |
| | | | 11:200mA |
| | | | BOOST_SLP_VSEL |
| | | | BOOST_SLP_VSEL:BOOST SLEEP mode |
| | | | voltage select. |
| 2:0 | RW | ОТР | 000: 4.7V; 001: 4.8V; 010: 4.9V; 011: 5.0V |
| | | | 100: 5.1V; 101: 5.2V; 110: 5.3V; 111: 5.4V |
| | | | the default value is set by otp |
| | | | reset by power down or RST. |

PMIC_CHRG_OUT

Address: Operational Base + offset (0x00e4)

| Bit | Attr | Reset Value | Description |
|-----|--------|-------------|---|
| | | | POWERPATH_EN |
| 7 | RW | 0x1 | PWOERPATH_EN: PWOERPATH enable signal |
| | | | 0:disable 1: enable |
| | | | CHRG_VOL_SEL |
| 6:4 | RW | 0x2 | CHRG_VOL_SEL: charger voltage selection |
| 0.4 | KVV | UX2 | 000:4.1V 001:4.15V 010:4.2V 011:4.25V |
| | | | 100:4.3V 101:4.35; 110:4.4V; 111:4.45V |
| Ĭ | | 0x0 | CHRG_CT_EN |
| 3 | RW | | CHRG_CT_EN:Charger Thermal foldback |
| ٥ | KVV | | enable |
| | | | 0:disable 1:enable |
| | | 0x2 | CHRG_CUR_SEL |
| 2:0 | RW | | CHRG_CUR_SEL: charger current selection |
| 2.0 | IK V V | | 000:1A 001:1.5A 010:2A 011:2.5A |
| | | | 100:2.75A 101:3A 110:3.5A 111:0.5A |

PMIC_CHRG_IN

Address: Operational Base + offset (0x00e5)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | USB_VLIM_EN |
| 7 | RW | 0×1 | USB_VLIM_EN: whether the USB input |
| / | KVV | OXI | voltage limit function is enable |
| | | | 0:disable 1: enable |
| | | | USB_VLIM_SEL |
| | | | USB_VLIM_SEL: the USB input voltage limit |
| 6:4 | RW | 0x4 | selection |
| | | | 000:4.0V 001:4.1V 010:4.2V 011:4.3V |
| | | | 100:4.4V 101:4.5V 110:4.6V 111:4.7V |
| | RW | 0x1 | USB_ILIM_EN |
| 3 | | | USB_ILIM_EN: whether the USB input |
| 5 | | | current limit function is enable |
| | | | 0:disable 1: enable |
| | | ОТР | USB_ILIM_SEL |
| | RW | | USB_ILIM_SEL: the USB input average |
| 2:0 | | | current limit selection |
| | | | 000:0.45 001:0.08A 010:0.85A 011:1.5A |
| | | | 100:1.75A 101:2A 110:2.5A 111:3A |
| | | | the default value is set by OTP. |

PMIC_CHRG_TERM

Address: Operational Base + offset (0x00e6)

| Bit | Attr | Reset Value | Description |
|-----|--------|-------------|---------------------------------------|
| | | | SYS_CAN_SD |
| 7 | RW | 0×1 | SYS_CAN_SD:whether the system voltage |
| / | KVV | OXI | can be shutdown in Bat_off mode |
| | | | 0:not 1:yes |
| | | | CHRG_EN |
| 6 | RW | 0×1 | CHRG_EN: enable charger |
| | IX V V | UXI | 0:disable 1:enable |
| | | | reset by power down or RST. |
| 5:4 | RW | 0x0 | RESV |
| 3.4 | | | RESV:Reserve |
| | | | BAT_OVP_EN |
| 3 | RW | 0×0 | BAT_OVP_EN: BAT OVP ENABLE |
| | | | 0:disable 1: enable |
| | | 0x1 | CHRG_TERM_ANA_DIG |
| 2 | RW | | CHRG_TERM_ANA_DIG:charger termination |
| 2 | | | adjustment selection |
| | | | 0: analog 1:digital |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-------------------------------------|
| | RW | 0×1 | CHRG_TERM_ANA_SEL |
| 1.0 | | | CHRG_TERM_ANA_SEL: analog charging |
| 1:0 | | | termination selection |
| | | | 00:150mA 01:200mA 10:300mA 11:400mA |

PMIC_CHRG_TERM_DIG

Address: Operational Base + offset (0x00e7)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|----------------------------------|
| | RW | 0×20 | CHRG_TERM_DIG |
| 7.0 | | | CHRG_TERM_DIG: CHRG TERM DIGITAL |
| 7:0 | | | CURRENT SELLECT |
| | | | Compared with BAT_CUR<12:5> |

PMIC_BAT_HTS_TS

Address: Operational Base + offset (0x00e8)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7:0 | RW | 0x00 | BAT_HTS_TS BAT_HTS_TS: battery high temperature protection in TS according to ADC SPEC, high 8bit of ADC value, the external resistor is negative temperature coefficient, so BAT_HTS_TS <bat_lts_ts< td=""></bat_lts_ts<> |

PMIC_BAT_LTS_TS

Address: Operational Base + offset (0x00e9)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | BAT_LTS_TS |
| | | | BAT_LTS_TS: battery low temperature |
| | | | protection in TS |
| 7:0 | RW | 0xff | according to ADC SPEC, high 8bit of ADC |
| | | | value, the external resistor is negative |
| | | | temperature coefficient, so |
| | | | BAT_HTS_TS <bat_lts_ts< td=""></bat_lts_ts<> |

PMIC_CHRG_TO

Address: Operational Base + offset (0x00ea)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | 0×0 | CHRG_TIMER_TRIKL_EN |
| 7 | RW | | CHRG_TIMER_TRIKL_EN: trickle charging |
| / | KVV | 0.00 | timer enable, |
| | | | 0:disable 1:enable |
| | | | CHRG_TIMER_TRIKL |
| | | | CHRG_TIMER_TRIKL: trickle charge timer |
| 6:4 | RW | 0x2 | selection |
| 0.4 | KVV | UXZ | 000:30min 001:45min 010:60min |
| | | | 011:90min 100:120min 101:150min |
| | | | 110:180min 111:210min |
| | RW | 0×0 | CHRG_TIMER_CCCV_EN |
| 3 | | | CHRG_TIMER_CCCV_EN: Constant current |
| 3 | | | and Constant voltage charging timer enable, |
| | | | 0:disable 1:enable |
| | | | CHRG_TIMER_CCCV |
| 2:0 | | 0x2 | CHRG_TIMER_CCCV:CC CV charge timer |
| | RW | | selection |
| | | | 000:4h 001:5h 010:6h 011:8h 100:10h |
| | | | 101:12h 110:14h 111:16h |

PMIC_CHRG_STS
Address: Operational Base + offset (0x00eb)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | BAT_EXS |
| 7 | RO | 0×0 | BAT_EXS:bat exists (only writable at test |
| / | KO | UXU | mode) |
| | | | 0:Not exists 1:exists |
| | | | CHG_STS |
| | | | CHG_STS: charging status |
| | | 0×0 | 000: charge off 001:dead charge |
| 6:4 | RO | | 010:trickle charge 011: CC or CV charge |
| | | | 100:charge TERM 101:USB over voltage |
| | | | 110:BAT temperature error 111:BAT time |
| | | | error |
| | | | BAT_OVP_STS |
| 3 | RO | 0x0 | BAT_OVP_STS:BAT OVP happen, this bit will |
| | | | be set high. |
| | | 0×0 | CHRG_IN_CLAMP |
| 2 | RO | | CHRG_IN_CLAMP: When charger incc, incv |
| | | | or constant temperature happen, this bit will |
| | | | be set "1" |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | USB_EXS |
| 4 | D.O. | 0x0 | USB_EXS:USB exists (only writable at test |
| 1 | RO | | mode) |
| | | | 0: Not exists, 1: exists |
| 0 | RO | 0x0 | USB_EFF |
| | | | USB_EFF:USB is effective (only writable |
| | | | at test mode) |
| | | | 0: Not effective, 1: effective |

PMIC_BAT_DISCHRG

Address: Operational Base + offset (0x00ec)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| 7 | RW | 00 | RESV |
| / | KVV | 0×0 | RESV:Reserve |
| | | | BAT_DIS_ILIM_STS |
| 6 | RO | 0x0 | BAT_DIS_ILIM_STS:When bat discharge |
| | | | current is limited, this bit will be set high. |
| | | 0x0 | BAT_SYS_CMP_DLY |
| 5:4 | RW | | BAT_SYS_CMP_DLY:bat and system |
| 5.4 | KVV | | comparator delay time |
| | | | 00:5uS 10:10uS 01:25uS 11:30uS |
| | RW | 0x1 | BAT_DIS_ILIM_EN |
| 3 | | | BAT_DIS_ILIM_EN:the bat discharger |
| 3 | | | current limit function enable |
| | | | 0:disable 1:enalbe |
| | | 0x2 | BAT_DISCHRG_ILIM |
| 2:0 | RW | | BAT_DISCHRG_ILIM:battery discharge |
| | | | current limit |
| | | | 000:2A 001:2.5A 010:3A 011 3.5A 1xx:4A |

PMIC_CHIP_NAME

Address: Operational Base + offset (0x00ed)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------|
| | | | CHIP_NAME |
| 7:0 | RO | 0x81 | CHIP_NAME:CHIP name code<11:4>. |
| | | | RK817: default 81 |

PMIC_CHIP_VER

Address: Operational Base + offset (0x00ee)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | CHIP_NAME |
| 7:4 | RO | 0x7 | CHIP_NAME:CHIP name code<3:0>. |
| | | | RK817: default 7 |
| | | | CHIP_VER |
| 3:0 | RO | 0x2 | CHIP_VER:CHIP version code<3:0>, from 1 |
| | | | to 15. |

PMIC_OTP_VER

Address: Operational Base + offset (0x00ef)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------------|
| | | | LDO1P8A_VSEL |
| 7:6 | RW | 0x0 | LDO1P8A_VSEL: VCC_1P8A voltage select |
| | | | 00: 1.8V 01: 1.6V 10: 1.9V 11:2.0V |
| 5:4 | D.O. | 0x0 | RESV |
| | RO | | RESV:Reserve |
| | | | OTP_VER |
| 3:0 | RO | ОТР | OTP_VER: OTP revize version. |
| | | | default OTP. |

PMIC_SYS_STS

Address: Operational Base + offset (0x00f0)

| Bit | Attr | Reset Value | Description |
|----------|------|-------------|--|
| | | | PWRON_STS |
| | | * (| PWRON_STS: PWRON key status |
| 7 | RO | 0x0 | 0: PWRON not press 1:PWRON button |
| | | | pressed |
| | | | reset by power down or RST |
| | | | PLUG_IN_STS |
| | | | PLUG_IN_STS: USB plug-in event |
| 6 | RO | 0x0 | occurs(USB voltage >3.8V after pull down |
| J | KO | | 20mA current) |
| | | | 0: no USB plug in |
| | | | 1: USB plugged in |
| | | | VB_UV_STS |
| 5 | RO | 0x0 | VB_UV_STS: Battery under voltage lockout |
| | | | status |
| | | 0x0 | VB_LO_STS |
| 4 | RO | | VB_LO_STS: Battery low voltage status |
| _ | KO | | 0: VBAT>VB_LO_SEL |
| | | | 1: VBAT <vb_lo_sel< td=""></vb_lo_sel<> |
| 3 | RO | 0x0 | HOTDIE_STS |
| <u>ر</u> | NO | | HOTDIE_STS: Hot-die warning |

| Bit | Attr | Reset Value | Description |
|-----|------|----------------|--|
| _ | RO | 0x0 | TSD_STS |
| 2 | RO | | TSD_STS: Thermal shut down |
| | | | BAT_HI_STS |
| 1 | RO | 0x0 | BAT_HI_STS:battery higher than USB status |
| | | | bit |
| 0 | RO | () x () | SYS_OV_STS |
| | | | SYS_OV_STS: system over voltage status bit |

PMIC_SYS_CFG0

Address: Operational Base + offset (0x00f1)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | 01 | SYS_OV_EN |
| 7 | RW | | SYS_OV_EN: SYS over voltage function |
| / | KVV | 0×1 | enable |
| | | | 0:disable 1:enable |
| | | | VB_UV_SEL |
| | | | VB_UV_SEL:SYS shut down voltage select, |
| 6:4 | RW | 0×0 | 2.7V~3.4V, step=100mV |
| 0.4 | INVV | UXU | 000:2.7V; 001:2.8V; 010:2.9V; 011:3.0V |
| | | | 100:3.1V; 101:3.2V; 110:3.3V; 111:3.4V |
| | | | reset by power down or RST |
| | | | VB_LO_ACT |
| | | 0x1 | VB_LO_ACT: SYS low volatge action |
| 3 | RW | | 0: shut down system |
| | | | 1: insert interrupt |
| | | | reset by power down or RST |
| | | | VB_LO_SEL |
| | | 0x4 | VB_LO_SEL: SYS low voltage |
| 2:0 | RW | | threshold,2.8V~3.5V, step=100mV |
| | RVV | | 000:2.8V; 001:2.9V; 010:3.0V; 011:3.1V |
| | | | 100:3.2V; 101:3.3V; 110:3.4V; 111:3.5V |
| | | | reset by power down or RST |

PMIC_SYS_CFG1

Address: Operational Base + offset (0x00f2)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------------|
| | | | CLK32KOUT_EN |
| | | | CLK32KOUT_EN: CLK32K output is enable |
| 7 | RW | 0x1 | 1. enable |
| | | | 0. disable |
| | | | reset by power down or RST |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | TSD_TEMP |
| | | | TSD_TEMP: Thermal shutdown temperature |
| 6 | RW | 0x0 | threshold |
| | | | 0: 140℃; 1: 160℃ |
| | | | reset by power down or RST |
| | | | HOTDIE_TEMP |
| | | | HOTDIE_TEMP: Hot-die temperature |
| 5:4 | RW | 0x0 | threshold |
| | | | 00:85℃ 01:95℃ 10:105℃ 11:115℃ |
| | | | reset by power down or RST |
| | RW | 0×0 | SYS_OV_SD_EN |
| 3 | | | SYS_OV_SD_EN: Shut down the BUCK1~4 |
| 3 | KVV | | mosfet if the SYS OV happens |
| | | | 0:Disable 1:Enable |
| | | | SYS_OV_SD_TIME |
| 2 | RW | 0x0 | SYS_OV_SD_TIME: SYS OV comparator |
| 2 | KVV | W OXO | delay time selection |
| | | | 0: 8uS 1:30uS |
| | | | USB_OV_SD_EN |
| 1 | RW | 0×0 | USB_OV_SD_EN: Shut down the charger |
| 1 | KVV | | mosfet if the USB OV happens |
| | | | 0:Disable 1:Enable |
| | | | USB_OV_SD_TIME |
| 0 | RW | 0x0 | USB_OV_SD_TIME: USB OV comparator |
| U | | | delay time selection |
| | | | |

PMIC_SYS_CFG2
Address: Operational Base + offset (0x00f3)

| Bit | Attr | Reset Value | Description |
|-----|--------|-------------|---------------------------------------|
| | | | ADC_PHASE |
| 7 | RW | 0×0 | ADC_PHASE: ADC phase select |
| | KVV | 0.00 | 0: normal |
| | | | 1: reverse |
| | | 0×1 | CHRG_CLK_SEL |
| 6 | RW | | CHRG_CLK_SEL: charger clock select |
| 0 | IX V V | | 0:1Meg |
| | | | 1:2Meg |
| | | 0×0 | HK_BG_SUP_SEL |
| | | | HK_BG_SUP_SEL: house keeping band gap |
| 5 | RW | | supply select |
| | | | 0:VCCRTC |
| | | | 1: Internal LDO |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | HK_REF_RES_SEL |
| | | | HK_REF_RES_SEL: house keeping reference |
| 4 | RW | 0x0 | filter resistor select |
| | | | 0:100% |
| | | | 1:200% |
| | | | HK_REF_LP_EN |
| | | | HK_REF_LP_EN: house keeping reference |
| 3 | RW | 0x0 | lower power enable |
| | | | 1. enable |
| | | | 0. disable |
| | | | USB_OV_SEL |
| | | | USB_OV_SEL: usb over voltage threshold |
| 2 | RW | 0x0 | select |
| | | | 0: 6V |
| | | | 1: 5.8V |
| | | | SYS_UV_PRE_DLY |
| | | | SYS_UV_PRE_DLY: SYS under voltage delay |
| 1 | RW | 0x0 | time select |
| | | | 0:1.5uS |
| | | | 1:5uS |
| | | | USB_OV_DLY |
| | | | USB_OV_DLY: usb over voltage delay time |
| 0 | RW | 0x0 | select |
| | | | 0: 5uS |
| | | | 1:3uS |

PMIC_SYS_CFG3Address: Operational Base + offset (0x00f4)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | RST_FUN: reset function selection: |
| | | | 00: Restart the PMU. |
| 7:6 | RW | 0x0 | 01: reset DCDC and LDO. (Do not use this |
| | | | mode when SLEEP.) |
| | | | 1x: Do not use. |
| | | | SLP_POL |
| | | | SLP_POL: SLEEP pin polarity |
| 5 | RW | 0x1 | 0:active low |
| | | | 1:active high |
| | | | reset by power down or RST |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | SLP_FUN |
| | | | SLP_FUN: SLEEP PIN function selection: |
| 4:3 | RW | 0×0 | 00: not effect; 01: sleep function; |
| 4.5 | INVV | OXO | 10:shutdown function; 11:restart pmu |
| | | | function. |
| | | | reset by power down or RST |
| | | | DEV_RST |
| | | | DEV_RST: Write 1 will 'RST' the device. |
| 2 | RW | 0x0 | Note: 'RST' is not only a reset source, but a |
| | | | special function defined by 'RST_FUN' |
| | | | reset by power down or RST |
| | | | DEV_SLP |
| 1 | RW | 0x0 | DEV_SLP: Write 1 will go to SLEEP state. |
| | | | reset by power down or RST |
| | | | DEV_OFF |
| 0 | RW | 0x0 | DEV_OFF: Write 1 will shutdown the device. |
| | | | reset by power down or RST |

PMIC_ON_SOURCEAddress: Operational Base + offset (0x00f5)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | ON_PWRON |
| 7 | RO | 0×0 | ON_PWRON: PRESS PWRON to turn on PMU |
| | KO | 0.00 | reset by power down or RST, and load this |
| | | | bit after reset. |
| | | | ON_PLUG_IN |
| 6 | RO | 0x0 | ON_PLUG_IN:USB PLUG IN to turn on PMU |
| | | | reset by power down or RST |
| | | | ON_RTC |
| 5 | RO | 0x0 | ON_RTC:RTC timer to turn on PMU |
| | | | reset by power down or RST |
| | | | RESTART_RESETB |
| 4 | RO | 0×0 | RESTART_RESETB:PULL LOW the RESETB |
| | NO | 0.00 | PIN to restart the PMU |
| | | | reset by power down or RST |
| | | | RESTART_PWRON_LP |
| 3 | RO | 0x0 | RESTART_PWRON_LP:Long press PWRON to |
| | | | restart the PMU |
| | | | reset by power down or RST |
| | | | RESTART_SLP |
| 2 | RO | 0x0 | RESTART_SLP:SLEEP PIN ACTIVE to restart |
| | | | the PMU |
| | | | reset by power down or RST |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------------|
| 1 | RW | | RESTART_DEV_RST |
| | | | RESTART_DEV_RST: I2C write DEV_RST to |
| 1 | | | restart PMU |
| | | | reset by power down or RST |
| 0 | RO | 0x0 | RESV |
| | | | RESV: Reserve |

PMIC_OFF_SOURCE

Address: Operational Base + offset (0x00f6)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | OFF_SLP |
| 7 | RO | 0x0 | OFF_SLP: SLEEP PIN ACTIVE to turn off PMU |
| ' | KO | 0.00 | reset by power down or RST, and load this |
| | | | bit after reset. |
| | | | OFF_SYS_OV |
| 6 | RO | 0×0 | OFF_SYS_OV:SYS OV to turn off PMU |
| | | 0.00 | reset by power down or RST, and load this |
| | | | bit after reset. |
| | | | OFF_TSD |
| 5 | RO | 0x0 | OFF_TSD:TSD to turn off PMU |
| | | | reset by power down or RST, and load this |
| | | | bit after reset. |
| | | 0x0 | OFF_VB_UV |
| 4 | RO | | OFF_VB_UV:SYS UV to turn off PMU |
| | | | reset by power down or RST, and load this |
| | | | bit after reset. |
| | | | OFF_DEV_OFF |
| | | | OFF_DEV_OFF:I2C write DEV_OFF to turn off |
| 3 | RO | 0x0 | PMU |
| 4 | | | reset by power down or RST, and load this |
| | | | bit after reset. |
| | | | OFF_PWRON_LP |
| | | | OFF_PWRON_LP:long press PWRON to turn |
| 2 | RO | 0x0 | off PMU |
| | | | reset by power down or RST, and load this |
| | | | bit after reset. |
| | | | OFF_USB_EFF_NOT |
| | RO | 0x0 | OFF_USB_EFF_NOT: USB OV or UV to turn |
| 1 | | | off PMU when BUCK MODE |
| | | | reset by power down or RST, and load this |
| | | | bit after reset. |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | OFF_VB_LO |
| | | | OFF_VB_LO:SYS Low (if VB_LO_ACT=0)to |
| 0 | RO | 0x0 | turn off PMU |
| | | | reset by power down or RST, and load this |
| | | | bit after reset. |

PMIC_PWRON_KEY

Address: Operational Base + offset (0x00f7)

| Bit | Attr | Reset Value | Description |
|-----|-------|-------------|-------------------------------------|
| 7 | | | PWRON_ON_TIME |
| | RW | OTP | PWRON_ON_TIME:0:500mS; 1:100mS |
| | | | default OTP. |
| | | | PWRON_LP_ACT |
| 6 | RW | 0×0 | PWRON_LP_ACT: PWRON long press act |
| O | IK VV | UXU | 0: turn off |
| | | | 1: turn off and then restart |
| | | 0x0 | PWRON_LP_OFF_TIME |
| 5:4 | RW | | PWRON_LP_OFF_TIME: PWRON long press |
| 3.4 | IK VV | | time: |
| | | | 00: 6s, 01: 8s, 10: 10s, 11: 12s |
| | RW | 0x1 | PWRON_LP_TM |
| 3:2 | | | PWRON_LP_TM_SEL<1:0>:PWRON long |
| 3.2 | | | press interrupt time selection: |
| | | | 00: 0.5S 01:1S 10:1.5S 11:2S |
| | | 0x2 | PWRON_DB_SEL |
| 1:0 | RW | | PWRON_DB_SEL<1:0>:PWRON interrupt |
| 1.0 | | | debounce time selection: |
| | | | 00: 32uS 01:10mS 10:20mS 11:40mS |

PMIC_INT_STS0

Address: Operational Base + offset (0x00f8)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | VB_LO_INT |
| 7 | W1C | 0×0 | VB_LO_INT: Battery under voltage alarm |
| / | WIC | 0.00 | event interrupt status. |
| | | | reset by power down or RST. |
| | W1C | 0×0 | RTC_PERIOD_INT |
| 6 | | | RTC_PERIOD_INT: RTC period event |
| 0 | | | interrupt. |
| | | | reset by power down or RST. |
| 5 | W1C | C 0x0 | RTC_ALARM_INT |
| | | | RTC_ALARM_INT: RTC alarm event interrupt. |
| | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|-------------------------------------|
| | | | HOTDIE_INT |
| 4 | W1C | 0×0 | HOTDIE_INT: Hot die event interrupt |
| 4 | WIC | 0.00 | status. |
| | | | reset by power down or RST. |
| | | | PWRON_LP_INT |
| 3 | W1C | 0×0 | PWRON_LP_INT: PWRON PIN long press |
| 3 | WIC | UXU | event interrupt status. |
| | | | reset by power down or RST. |
| | W1C | 0x0 | PWRON_INT |
| 2 | | | PWRON_INT: PWRON event interrupt |
| _ | | | status. |
| | | | reset by power down or RST. |
| | | 0x0 | PWRON_RISE_INT |
| 1 | W1C | | PWRON_RISE_INT:PWRON rising event |
| _ | WIC | | interrupt |
| | | | reset by power down or RST. |
| | W1C | | PWRON_FALL_INT |
| | | 0×0 | PWRON_FALL_INT:PWRON falling event |
| 0 | | L OXU | interrupt |
| | | | reset by power down or RST. |

PMIC_INT_MSK0
Address: Operational Base + offset (0x00f9)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | VB_LO_IM |
| 7 | RW | 0×0 | VB_LO_IM: Battery under voltage alarm |
| / | KVV | 0x0 | event interrupt mask |
| | | | reset by power down or RST. |
| | | | RTC_PERIOD_IM |
| 6 | RW | 0.0 | RTC_PERIOD_IM: RTC period event interrupt |
| O | KVV | 0×0 | mask |
| | | | reset by power down or RST. |
| | RW | 0x0 | RTC_ALARM_IM |
| 5 | | | RTC_ALARM_IM: RTC alarm event interrupt |
| 3 | | | mask |
| | | | reset by power down or RST. |
| | RW | 0x0 | HOTDIE_IM |
| 4 | | | HOTDIE_IM: Hot die event interrupt mask |
| | | | reset by power down or RST. |
| 3 | RW | 0×0 | PWRON_LP_IM |
| | | | PWRON_LP_IM: PWRON PIN long press |
| | | | event interrupt mask |
| | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------------|
| 2 | | | PWRON_IM |
| | RW | 0x0 | PWRON_IM:PWRON event interrupt mask |
| | | | reset by power down or RST. |
| | | 0x0 | PWRON_RISE_INT_IM |
| 1 | RW | | PWRON_RISE_INT_IM:PWRON rising event |
| 1 | | | interrupt mask |
| | | | reset by power down or RST. |
| | | 0×0 | PWRON_FALL_INT_IM |
| 0 | RW | | PWRON_FALL_INT_IM:PWRON falling event |
| | | | interrupt mask |
| | | | reset by power down or RST. |

PMIC_INT_STS1

Address: Operational Base + offset (0x00fa)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | BAT_DIS_ILIM_INT |
| | | | BAT_DIS_ILIM_INT:Battery discharge |
| 7 | W1C | 0x0 | current over the setting value event |
| | | | interrupt. |
| | | | reset by power down or RST. |
| | | | CHRG_IN_CLMP_INT |
| | | | CHRG_IN_CLMP_INT:Charger USB input |
| 6 | W1C | 0x0 | current limit or USB input voltage limit or |
| | | | chip constant temperature event interrupt |
| | | | (write 1 clear or POWERPATH_EN=0 clear) |
| | W1C | 0x0 | USB_OV_INT |
| 5 | | | USB_OV_INT:USB over voltage event |
| 3 | WIC | | interrupt |
| | | | (write 1 clear or POWERPATH_EN=0 clear) |
| | | | CHRG_TS_INT |
| 4 | W1C | 0x0 | CHRG_TS_INT:Charger TS over or under |
| 7 | | UXU | temperature event interrupt |
| | | | (write 1 clear or POWERPATH_EN=0 clear) |
| | | 0x0 | CHRG_TIME_INT |
| 3 | W1C | | CHRG_TIME_INT:Charger time error event |
| 3 | VVIC | | interrupt |
| | | | (write 1 clear or POWERPATH_EN=0 clear) |
| 2 | | 0x0 | CHRG_TERMINT |
| | W1C | | CHRG_TERMINT:Charger finished event |
| _ | | | interrupt |
| | | | (write 1 clear or POWERPATH_EN=0 clear) |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | 0x0 | PLUG_OUT_INT |
| 1 | W1C | | PLUG_OUT_INT: USB plug out event |
| 1 | WIC | | interrupt |
| | | | reset by power down or RST. |
| 0 | W1C | | PLUG_IN_INT |
| | | | PLUG_IN_INT: USB plug in event interrupt |
| | | | reset by power down or RST. |

PMIC_INT_MSK1

Address: Operational Base + offset (0x00fb)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | BAT_DIS_ILIM_INT_IM |
| | | | BAT_DIS_ILIM_INT_IM:Battery discharge |
| 7 | RW | 0x0 | current over the setting value event interrupt |
| | | | mask. |
| | | | reset by power down or RST. |
| | | | CHRG_IN_CLMP_INT_IM |
| | | | CHRG_IN_CLMP_INT_IM:Charger USB input |
| 6 | RW | 0x0 | current limit or USB input voltage limit or |
| | | | chip constant temperature event interrupt |
| | | | mask. |
| 5 | RW | 0x0 | USB_OV_INT_IMUSB_OV_INT_IM:USB over |
| J | KVV | 0.00 | voltage event interrupt mask |
| | | 0x0 | CHRG_TS_INT_IM |
| 4 | RW | | CHRG_TS_INT_IM:Charger TS over or under |
| | | | temperature event interrupt mask |
| | | | CHRG_TIME_INT_IM |
| 3 | RW | 0x0 | CHRG_TIME_INT_IM:Charger time error |
| | | | event interrupt mask |
| | | | CHRG_TERM_INT_IM |
| 2 | RW | 0x0 | CHRG_TERM_INT_IM:Charger finished event |
| | | | interrupt mask |
| | | | PLUG_OUT_INT_IM |
| | RW | V 0×0 | PLUG_OUT_INT_IM: USB plug out event |
| 1 | KVV | | interrupt mask |
| | | | reset by power down or RST. |
| 0 | | | PLUG_IN_INT_IM |
| | RW | 0x0 | PLUG_IN_INT_IM: USB plug in event |
| | LVVV | | interrupt mask |
| | | | reset by power down or RST. |

PMIC_INT_STS2

Address: Operational Base + offset (0x00fc)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---------------------------------------|
| | | | CHRG_BAT_HI_INT |
| 7 | RC | 0x0 | CHRG_BAT_HI_INT: BAT HI interrupt. |
| | | | reset by power down or RST. |
| | | | BAT_OVP_INT |
| 6 | W1C | 0x0 | BAT_OVP_INT: BAT OVP interrupt. |
| | | | reset by power down or RST. |
| | | | CLASSD_OCP_INT |
| 5 | W1C | 0x0 | CLASSD_OCP_INT:CLASS D OCP interrupt. |
| | | | reset by power down or RST. |
| | | | CLASSD_MUTE_DONE |
| 4 | W1C | 0x0 | CLASSD_MUTE_DONE_INT:CLASSD_MUTE_D |
| 4 | WIC | UXU | ONE interrupt. |
| | | | reset by power down or RST. |
| | | | CODEC_PO_INT |
| 3 | W1C | 0x0 | CODEC_PO_INT: CODEC ANTI-POP DAC |
| 3 | WIC | UXU | SMART POWER ON DONE interrupt. |
| | | | reset by power down or RST. |
| | W1C | 0×0 | CODEC_PD_INT |
| 2 | | | CODEC_PD_INT: CODEC ANTI-POP DAC |
| 2 | VVIC | | SMART POWER OFF DONE interrupt. |
| | | | reset by power down or RST. |
| | | | TS_GPIO_INT |
| 1 | W1C | 0x0 | TS_GPIO_INT: TS_GPIO PIN input signal |
| 1 | WIC | | posedge or negedge interrupt. |
| | | | reset by power down or RST. |
| | | | GATE_GPIO_INT |
| 0 | W1C | W1C 0x0 | GATE_GPIO_INT: GATE_GPIO PIN input |
| J | VVIC | | signal posedge or negedge interrupt. |
| | | | reset by power down or RST. |

PMIC_INT_MSK2
Address: Operational Base + offset (0x00fd)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|--|
| | | | CHRG_BAT_HI_INT_IM |
| 7 | RW | 0×0 | CHRG_BAT_HI_INT_IM:BAT HI interrupt |
| | KVV | 0x0 | mask. |
| | | | reset by power down or RST. |
| | RW | 0x0 | BAT_OVP_INT_IM |
| 6 | | | BAT_OVP_INT_IM:BAT OVP interrupt mask. |
| | | | reset by power down or RST. |
| | | 0x0 | CLASSD_OCP_INT_IM |
| 5 | RW | | CLASSD_OCP_INT_IM:CLASS D OCP |
| | | | interrupt mask. |
| | | | reset by power down or RST. |

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | CLASSD_MUTE_DONE_IM |
| 4 | RW | 0×0 | CLASSD_MUTE_DONE_IM:CLASSD_MUTE_D |
| 4 | KVV | UXU | ONE interrupt mask. |
| | | | reset by power down or RST. |
| | | | CODEC_PO_INT_IM |
| 3 | RW | 0×0 | CODEC_PO_INT_IM:CODEC ANTI-POP DAC |
| 3 | KVV | UXU | SMART POWER ON DONE interrupt mask. |
| | | | reset by power down or RST. |
| | RW | 0x0 | CODEC_PD_INT_IM |
| 2 | | | CODEC_PD_INT_IM:CODEC ANTI-POP DAC |
| 2 | | | SMART POWER OFF DONE interrupt mask. |
| | | | reset by power down or RST. |
| | RW | 0x0 | TS_GPIO_INT_IM |
| 1 | | | TS_GPIO_INT_IM: TS_GPIO PIN input |
| | | | signal posedge or negedge interrupt mask. |
| | | | reset by power down or RST. |
| 0 | RW | 0x0 | GATE_GPIO_INT_IM |
| | | | GATE_GPIO_INT_IM: GATE_GPIO PIN input |
| 0 | | | signal posedge or negedge interrupt mask. |
| | | | reset by power down or RST. |

PMIC_GPIO_INT_CONFIG
Address: Operational Base + offset (0x00fe)

| Bit | Attr | Reset Value | Description |
|-----|------|-------------|---|
| | | | GATE_GPIO_IO |
| 7 | RW | 0×0 | GATE_GPIO_IO: GPIO IO definition |
| / | KVV | OXO | 0: Input |
| | | | 1: Output, pull high to VCC_RTC |
| | | | GATE_GPIO_DATA |
| 6 | RW | 0x0 | GATE_GPIO_DATA: if GATE pin is GPIO |
| | | | function, it's the data buffer |
| | RW | 0x1 | GATE_GPIO_FUN |
| 5 | | | GATE_GPIO_FUN: GATE pin function |
| | | | 0: GATE function |
| | | | 1:GPIO function |
| | | 0x0 | TS_GPIO_IO |
| 4 | RW | | TS_GPIO_IO: TS GPIO IO definition |
| 4 | KVV | | 0: Input |
| | | | 1: Output, pull high to VCC_RTC |
| | RW | 0x0 | TS_GPIO_DATA |
| 3 | | | TS_GPIO_DATA: if TS pin is GPIO function, |
| | | | it's the data buffer |

| Bit | Attr | Reset Value | Description | | |
|-----|------|-------------|---------------------------------------|--|--|
| 2 | RW | 0x0 | TS_GPIO_FUN | | |
| | | | TS_GPIO_FUN: TS pin function | | |
| | | | 0: TS function | | |
| | | | 1:GPIO function | | |
| 1 | RW | 0x1 | INT_POL | | |
| | | | INT_POL: INT pin polarity | | |
| | | | 0: active low | | |
| | | | 1: active high | | |
| | | | reset by power down or RST. | | |
| 0 | RW | 0x0 | INT_FC_EN | | |
| | | | INT_FC_EN:interrupt watchdog function | | |
| | | | enable | | |
| | | | 0:disable | | |
| | | | 1:enable | | |
| | | | reset by power down or RST. | | |

Chapter 6 Thermal Management

6.1 Overview

For reliability and operability concerns, the absolute maximum junction temperature of RK817 has to be below 125°C.

Depending on the thermal mechanical design (Smartphone, Tablet, Personal Navigation Device, etc), the system thermal management software and worst case thermal applications, the junction temperature might be exposed to higher values than those specified above.

Therefore, it is recommended to perform thermal simulations at device level (Smartphone, Tablet, Personal Navigation Device, etc) with the measured power of the worst case UC of the device.

6.2 Package Thermal Characteristics

Table 6-1 provides the thermal resistance characteristics for the package used on this device.

Table 6-1 Thermal Resistance Characteristics

| PACKAGE (QFN7X7-68) | POWER(W) | $	heta_{JA}(^{\circ}\mathtt{C}/W)$ | $	heta_{JB}(^{\circ}\mathbb{C}/W)$ | $\theta_{JC}(^{\circ}C/W)$ |
|------------------------|----------|------------------------------------|------------------------------------|----------------------------|
| RK817 | 2 | 21.99 | 12 | 6.58 |

Note: The testing PCB is based on 4 layers, 114mm x 76 mm, 1.6mm thickness, Ambient temperature is 85°C.