Design and Implementation of Universal Asynchronous Transceiver (UART) 通用异步收发器 UART 的设计与实现

姓名:刘北北

学号: 2011019060027

班级:英才2011级1班


指导老师:林水生老师 周亮老师

【实验原理】:

一、UART 简介:

UART 的全称是通用异步收发器(Universal Asynchronous Receiver/Transmitter),是一种通用串行数据总线,用于异步通信。该总线双向通信,可以实现全双工传输和接收。在嵌入式设计中,UART 用来主机与辅助设备通信,如汽车音响与外接 AP 之间的通信,与 PC 机通信包括与监控调试器和其它器件,如 EEPROM 通信。

二、帧格式:



起始位: 先发出一个逻辑"0"的信号, 表示传输字符的开始。

资料位:紧接着起始位之后。资料位的个数可以是 4、5、6、7、8 等,构成一个字符。通常采用 ASCII 码。从最低位开始传送,靠时钟定位。

奇偶校验位:资料位加上这一位后,使得"1"的位数应为偶数(偶校验)或奇数(奇校验),以此来校验资料传送的正确性。

停止位:它是一个字符数据的结束标志。可以是 1 位、1.5 位、2 位的高电平。由于数据是在传输线上定时的,并且每一个设备有其自己的时钟,很可能在通信中两台设备间出现了小小的不同步。因此停止位不仅仅是表示传输的结束,并且提供计算机校正时钟同步的机会。适用于停止位的位数越多,不同时钟同步的容忍程度越大,但是数据传输率同时也越慢。[3]

空闲位:处于逻辑"1"状态,表示当前线路上没有资料传送。

波特率: 是衡量资料传送速率的指标。表示每秒钟传送的二进制位数。例如资料传送速率为 120 字符/秒,而每一个字符为 10 位,则其传送的波特率为 10×120=1200 位/秒 =1200 波特。


三、奇偶校验:

奇偶校验用于检验数据传输过程中是否出错,但其能力有限,可配合更高层次的校验 保证数据的可靠性。


对数据进行逐位同或 / 异或运算

DEVEN = $D7 \oplus D6 \oplus D5 \oplus D4 \oplus D3 \oplus D2 \oplus D1 \oplus D0$

 $DODD = ^DEVEN$




四、总体结构:



【设计思路】:

采用自顶向下设计方法:

一、顶层设计:



二、接收模块——rcv:

示意图见彩页1

接收机的设计思路,是以状态机为框架(虚线框内),具体功能模块为附属零件(外部蓝色圈)。

状态机采用三段式。(在网上查到有一段式、两段式和三段式,三段式功能要分立一些,更清楚,移植性也更好)

process1:同步时序进程描述状态寄存器:

根据时钟的节拍,每来一个上升沿,就把"当前状态"更新为刚才的"下一状态"。

```
63
           ----1、同步时序进程描述状态寄存器-----
64
65 process(rst,clk baud)
66 begin
       if rst='1' then
67
           current_state<=RX_IDLE; --复位时,停在空闲状态
68
       elsif clk_baud'event and clk baud='1' then
69
           current state<=next state; --当前状态变为刚才的"下一状态"
70
71
       end if;
72 end process;
73
```

process2: 组合逻辑进程描述次态逻辑:

描述各个状态之间的转换关系,如图,黑色圈表示状态,黑色箭头表示条件转移,每个时钟上升沿来的时候默认动作是保持当前状态不变。

这个进程只负责根据状态的指示,或是周围模块的执行结果来进行状态转移,并不负 责具体功能的执行。

分为7个状态:

- 1、RX_IDLE: 空闲状态
- 2、RX SYNC: 等待接收起始位状态
- 3、RX_DATA: 接收数据状态
- 4、RX PARITY: 计算校验和状态
- 5、RX STOP: 等待接收停止位状态
- 6、RX ENDING: 接收结束状态
- 7、RX DONE: 一帧数据接收完成状态

```
73
       -----2、组合逻辑进程描述次态逻辑-----
74
75
76 process (current_state,rst,RXD,RcvStart,FinishRcv,NeedCheck,RcvStop,CheckResult,FinishProcess)
77
78
       next_state<=current_state; --初始化: 先让next_state和current_state一样
       if rst='1' then
79
            next_state<=RX_IDLE; --复位时,停在空闲状态
80
81
           case current_state is
   when RX_IDLE => if RXD='0' then
82
                                                        --RX IDLE: 空闲状态
83
                                 next_state<=RX_SYNC;
84
85
                              else
                                  next_state<=current_state;
86
                             end if;
87
                                                        --RX SYNC: 等待接收起始位状态
               when RX_SYNC => if RcvStart='0' then
88
89
                                  next state<=RX IDLE;
                              elsif RcvStart='1' then
90
91
                                 next_state<=RX_DATA;
92
93
                                  next_state<=current_state;
94
                              end if:
95
               when RX DATA => if FinishRcv='1' then
                                                           --RX DATA:接收数据状态
                                     if NeedCheck='1' then
96
                                       next_state<=RX PARITY;
97
98
                                     elsif NeedCheck='0' then
                                        next_state<=RX_STOP;
99
100
                                    end if;
101
                                  next_state<=current_state;
102
103
                              end if:
                                                            --RX PARITY: 计算校验和状态
104
                when RX PARITY=>if CheckResult='1' then
 105
                                      next_state<=RX_STOP;
 106
 107
                                   next state<=current state;
 108
                               end if;
                when RX STOP => if RcvStop='1' then
                                                            --RX STOP: 等待接收停止位状态
 109
                                       next_state<=RX_ENDING;
 110
 111
                                   next_state<=current_state;
 112
                               end if:
 113
                                                            --RX ENDING: 接收结束状态
                 when RX ENDING => if FinishProcess='1' then
 114
                                        next_state<=RX_DONE;
 115
 116
 117
                                   next state <= current state;
 118
                               end if:
                119
 120
             end case;
 121
         end if;
 122
 123 end process;
124
```

process3: 输出逻辑进程:

对应每一个状态,它负责产生状态指示,指挥周围的具体功能模块的启动。

```
124
     -----3、輸出逻辑进程-----
125
126 process(current state)
127 begin
128
       case current state is
129
                   when RX IDLE => IsIdle<='1';
130
                   when RX_SYNC => ListentoStart<='1';
                   when RX DATA => DataRcv<='1';
131
                   when RX PARITY=> DataCheck<='1';
                   when RX STOP => ListentoStop<='1';
133
                   when RX ENDING => StartProcess<='1';
134
                   when RX DONE => success <='1';
135
                   when others => IsIdle<='1';
136
137
           end case;
138 end process;
139
140 end Behavioral;
141
```


外围的具体功能模块:

1、RXD smooth 模块:

采用多数判决平滑 RXD 输入。用移位寄存器保存当前(RXD_raw)和前面的一共三个 RXD 输入(a, b, c), 当两个有效, 或是三个同时有效时, 输出(RXD_smoothed)才判为有效 (RXD 为高电平)。

这样可以平滑输入的毛刺,确保输入的稳定。

```
-----RXD smooth模块: 采用多数判决平滑RXD输入------
33
34
35
   entity RXD smooth is
       Port ( rst:in STD LOGIC;
36
               clk_baud:in STD_LOGIC;
37
               RXD raw : in STD LOGIC;
38
               RXD smoothed : out STD LOGIC);
39
   end RXD smooth;
40
41
   architecture Behavioral of RXD smooth is
42
   signal a,b,c:STD LOGIC;
43
44
   begin
45
   process(RXD raw, clk baud, a, b, c, rst)
46
47
   begin
      if rst='1' then
48
            a<='0';
49
           b<='0';
50
51
            c<='0';
           RXD smoothed <= '0';
52
      elsif clk_baud'event and clk_baud='1' then
53
          c<=b;
54
55
          b<=a;
           a<=RXD raw;
56
57
          RXD smoothed <= (a and b) or (a and c) or (b and c);
       end if;
58
59 end process;
60 end Behavioral;
```




2、rcv start 模块:

接收起始位。按时钟(clk)的节拍,在每个上升沿进行数据线(databit)的电平采

样。如果检测到连续的 8 个低电平,则认为收到了起始位(rcy_start=1)。因为波特率时钟是 clk 的 16 分频,所以收到起始位后每隔 16 个时钟脉冲 T 对数据线采样 1 次,以确保可以在稳定状态接收到该 bit 数据。


```
----- rcv start模块:接收起始位-----
35
36 entity rcv start is
    Port ( clk: in STD LOGIC;
37
             rst : in STD LOGIC;
38
39
             ListentoStart: in STD LOGIC;
             databit: in STD LOGIC;
40
             RcvStart : out STD LOGIC);
41
42 end rcv start;
43
   architecture Behavioral of rcv start is
44
45
46 begin
47 process(clk, rst, databit, ListentoStart)
48
   variable count:integer range 0 to 8;
49
50
51 begin
    if rst='1' then
52
53
          count:=0;
          RcvStart<='0';
54
     elsif clk'event and clk='1' and ListentoStart='1' then
55
          if count=8 then
56
57
              RcvStart<='1';
              count:=0;
58
          elsif databit='0' then
59
              count:=count+1;
60
           elsif databit='1' then
61
62
              count:=0;
           end if;
63
     end if;
64
65 end process;
67
   end Behavioral;
```



3、shift_reg 模块:

移位寄存器。将接收到的串行数据(databit)一位一位移入移位寄存器里,然后 8位并行输出(data)。计数,每移进一位加一,当 8位全部移入后返回数据接收完毕的状态指示(finish_recieve)。

```
31
32 -----shift reg模块: 移位寄存器-----
33 entity shift reg is
     Port ( clk baud : in STD LOGIC;
34
               rst : in STD LOGIC;
35
              DataRcv : in STD LOGIC;
36
              databit : in STD LOGIC;
37
               data: out STD_LOGIC_vector(7 downto 0);
38
39
               FinishRcv : out STD LOGIC);
40 end shift reg;
41
42 architecture Behavioral of shift reg is
43
44 signal data temp:STD LOGIC vector(7 downto 0):="000000000";
45 begin
46 process(rst, DataRcv, databit, clk baud, data temp)
47 variable count: integer range 0 to 8;
48 begin
49
           if rst='1' then
50
                   count:=0;
                   data temp<="00000000";
51
                   FinishRcv<='0';
52
53
           elsif clk baud'event and clk baud='1' and DataRcv='1' then
                    if (count=7) then
54
                       FinishRcv<='1';
55
56
                       count:=0;
57
                    else
58
                       FinishRcv<='0';
                        count:=count+1;
59
60
                       data temp(6 downto 0) <= data temp(7 downto 1);
                       data_temp(7) <= databit;
61
                    end if;
62
63
            end if;
64 end process;
65 data<=data temp;
66 end Behavioral;
```




4、check 模块:

检测校验和是否正确。将8位数据位求和,然后模2(程序中是各个比特做异或运算), 结果与校验位比较,如果一致,则认为校验结果为正确,否则为错误。


本串口协议采用偶校验,即8位数据加上校验位的和为偶数,即模2后为0时正确。

```
32
    ---------check模块: 检测校验和是否正确------
33
34
   entity check is
        Port (
35
                clk_baud: in STD_LOGIC;
36
               data : in STD_LOGIC_VECTOR (7 downto 0);
CheckBit : in STD_LOGIC;
37
38
               CheckResult: out STD LOGIC);
39
40
   end check;
41
42
   architecture Behavioral of check is
43
44 signal sum: STD_LOGIC;
45
46 begin
    process(clk baud, data, CheckBit, sum)
47
48 begin
        if clk_baud'event and clk_baud='1' then
49
50
          sum<=data(7) xor data(6)xor data(5)xor data(4)xor data(3)xor data(2)xor data(1)xor data(0);</pre>
51
        end if;
        if sum=CheckBit then
52
            CheckResult<='1';
53
        else
54
            CheckResult<='0';
55
56
        end if;
57 end process;
58 end Behavioral;
59
```



5、rcv_stop 模块: 接收停止位。


```
32 -----rcv stop模块:接收停止位------
33 entity rcv stop is
34 Port ( clk baud : in STD LOGIC;
             rst : in STD LOGIC;
35
             ListentoStop : in STD LOGIC;
36
37
             databit : in STD_LOGIC;
             RcvStop : out STD LOGIC;
38
             FrameError: out STD LOGIC);
39
40 end rcv stop;
41
42 architecture Behavioral of rcv_stop is
43
44 begin
45 process(clk baud, rst, databit, ListentoStop)
46
47 variable count:integer range 0 to 2;
48 begin
      if rst='1' and ListentoStop='1' then
49
          count:=0;
50
51
          RcvStop<='0';
52
    elsif clk_baud'event and clk_baud='1' then
        if count=2 then
53
54
              RcvStop<='1';
              count:=0;
55
56
              FrameError<='0';
          elsif databit='1' then
57
58
              count:=count+1;
59
              FrameError<='0';
             RcvStop<='0';
60
61
          elsif databit='0' then
              FrameError<='0';
62
              RcvStop<='0';
63
          end if;
64
65
    end if;
66 end process;
```



6、data_process 模块:


将移位寄存器里的8位并行数据存入接收缓冲寄存器。

```
J.
    ----data process模块: 将移位寄存器里的8位并行数据存入接收缓冲寄存器-----
32
33
    entity data process is
34
35
        Port ( clk baud:in STD LOGIC;
               StartProcess : in STD LOGIC;
36
               FinishProcess : out STD LOGIC;
37
               data_in : in STD_LOGIC_VECTOR (7 downto 0);
38
               data out : out STD LOGIC VECTOR (7 downto 0));
39
40
    end data process;
41
42 architecture Behavioral of data process is
43
44 begin
    process(StartProcess, data in, clk baud)
45
    begin
46
        if StartProcess='1' and clk baud'event and clk baud='1' then
47
            data out <= data in;
48
49
            FinishProcess<='1';
        end if;
50
   end process;
51
52
53
    end Behavioral;
54
```



7、baud_make 模块: 波特率时钟发生。

```
-----baud make模块:波特率时钟发生-----baud make模块:波特率时钟发生-----
36
    entity baud make is
37
       Port (
                clk : in STD LOGIC;
38
                rst : in STD LOGIC;
39
                clk baud : out STD LOGIC
40
41
            );
    end baud_make;
42
43
    architecture Behavioral of baud make is
44
45
    signal temp:std logic:='1'; --初始化
46
47
48
   begin
49
   process(clk,rst,temp)
50
   variable count: integer range 0 to 15;
51
        if (rst='1') then
52
            count:=0;
53
            temp<='0';
54
        elsif (clk'event and clk='1') then
55
56
            --flag<=conv_std_logic_vector(count, 4);
            if (count=15) then
57
                --temp<='1';
58
                temp <= not temp ;
59
60
                count:=0;
61
            else
62
               count:=count+1;
            end if;
63
        end if;
64
65
   end process;
   clk baud <= temp;
66
    end Behavioral;
67
```



三、发送模块——snd:

示意图见彩页 2

发送机的设计思路,和接收机类似,是以状态机为框架(虚线框内),具体功能模块 为附属零件(外部蓝色圈)。

状态机仍然采用三段式。

process1:同步时序进程描述状态寄存器:

根据时钟的节拍,每来一个上升沿,就把"当前状态"更新为刚才的"下一状态"。

process2: 组合逻辑进程描述次态逻辑:

描述各个状态之间的转换关系。原理和接收部分类似,不再赘述。但由于过程不同,状态的设置与接收机不同。

分为7个状态:

- 1、TX DATA:加载数据状态
- 2、TX STARTSIGN:添加起始位状态
- 3、TX_CALCU: 计算校验和状态
- 4、TX_SEND: 发送数据状态
- 5、TX_STOPSIGN:添加结束位状态
- 6、TX DELAY: 延时(加空闲位)状态,数据未发完
- 7、TX_IDLE: 空闲状态,数据发完了

```
-----2、组合逻辑进程描述次态逻辑------
71
72
73 process (current_state, rst, IsIdle, FinishSend, AllFinished, DelayOver, send_en, NeedCheck)
74 begin
       next state<=current state; --初始化: 先让next state和current state一样
75
76
       if rst='1' then
           next_state<=TX_IDLE; --复位时,停在空闲状态
77
78
       else
79
           case current state is
              when TX DATA => if IsIdle='1' then
                                                        --TX DATA:加载数据状态
80
                                 next state<=TX STARTSIGN;
81
82
                              else
83
                                  next_state<=current_state;
                              end if;
84
               when TX STARTSIGN=>if NeedCheck='1' then
                                                        --TX STARTSIGN:添加起始位状态
85
86
                                  next state<=TX CALCU;
87
                                  next state<=TX SEND;
88
89
                              end if;
                                                        --TX_CALCU: 计算校验和状态
90
               when TX CALCU => next state<=TX SEND;
               when TX_SEND => if FinishSend='1' then --TX SEND: 发送数据状态
91
                                  next_state<=TX_STOPSIGN;
92
93
                              else
94
                                  next_state<=current_state;
95
                              end if;
               when TX STOPSIGN => if AllFinished='0' then --TX STOPSIGN: 添加结束位状态
96
                                  next_state<=TX DELAY;
97
                              elsif AllFinished='1' then
98
99
                                  next_state<=TX_IDLE;
00
                              end if:
               when TX_DELAY => if DelayOver='1' then --TX_DELAY: 延时(加空闲位)状态 next_state<=TX_DATA; --(数据未发完)
01
02
03
                                  next state<=current state;
.05
                              end if;
                                                               --TX_IDLE:空闲状态(数据发完了)
               when TX IDLE =>if send en='1' then
106
                                  next_state<=TX DATA;
107
108
109
                                   next_state<=current_state;
                              end if;
110
               when others => next_state<=TX_IDLE; --默认状态: 空闲状态
111
            end case;
112
       end if;
113
114 end process;
```

process3:输出逻辑进程:

对应每一个状态,它负责产生状态指示,指挥周围的具体功能模块的启动。


```
______3、輸出逻辑进程______
116
117 process (current state)
118 begin
     case current state is
119
              when TX DATA => StartLoad<='1';
120
                            TXD<='1';
121
122
               when TX STARTSIGN=> AddStartSign<='1';
123
               when TX CALCU => CalcuSum<='1';
               when TX SEND => DataSend<='1';
124
              when TX STOPSIGN => AddStopSign<='1';
              when TX DELAY => GoDelay<='1';
126
              when TX IDLE => TXD<='0';
127
              when others => TXD<='0';
128
           end case;
129
130 end process;
131 end Behavioral;
132
```

具体功能模块:

1、load 模块:

将发送数据缓冲寄存器中的数据加载到移位寄存器。


```
-----1oad模块: 加載数据到移位寄存器------
33
34
35 entity load is
36 Port (StartLoad : in STD LOGIC;
             LoadOk : out STD LOGIC;
37
             data_bus : in STD LOGIC VECTOR (7 downto 0);
38
             data reg : out STD LOGIC VECTOR (7 downto 0));
39
40 end load;
41
42 architecture Behavioral of load is
43
44 begin
45 process (StartLoad, data bus)
46 begin
47 if StartLoad='1' then
48
          data reg<=data bus;
          LoadOk<='1';
49
50
     end if;
51 end process;
53 end Behavioral;
54
```



2、add_start 模块:

添加起始位。


```
-----add start模块:添加起始位-----add start模块:添加起始位-----
32
33
   entity add start is
34
35
        Port ( AddStartSign : in STD LOGIC;
               databit : out STD_LOGIC;
36
               clk baud : in STD LOGIC;
37
38
              AddStartOk: out STD LOGIC);
39
   end add start;
40
   architecture Behavioral of add start is
41
42
   begin
43
44 process(clk baud, AddStartSign)
45 begin
   if clk_baud'event and clk_baud='1' and AddStartSign='1' then
46
        databit<='0';
47
       AddStartOk<='1';
48
   else
49
       AddStartOk<='0';
50
51 end if;
52 end process;
   end Behavioral;
53
54
```



3、calculate 模块:

计算校验和。


```
_____calculate模块: 计算校验和_____
32
33 entity calculate is
34
        Port ( clk baud: in STD LOGIC;
               CalcuSum : in STD_LOGIC;
CheckSum : out STD_LOGIC;
data : in STD_LOGIC_VECTOR (7 downto 0));
35
36
37
38 end calculate;
39
40 architecture Behavioral of calculate is
41
42 begin
43 process (clk_baud, data, CalcuSum)
44 begin
       if clk_baud'event and clk_baud='1' and CalcuSum='1' then
45
46 CheckSum<=data(7) xor data(6) xor data(5) xor data(4) xor data(3) xor data(2) xor data(1) xor data(0);
        end if;
47
48 end process;
49 end Behavioral;
50
```



4、shift_out 模块:

并行数据串行输出。


```
35 ----shift out模块: 并行数据串行输出-----
36 entity shift out is
    Port ( rst:in STD LOGIC;
37
             clk baud:in STD LOGIC;
38
             DataSend : in STD LOGIC;
39
             FinishSend : out STD LOGIC;
40
             data : in STD LOGIC VECTOR (7 downto 0);
41
             databit : out STD LOGIC
42
             );
43
44 end shift out;
45
46 architecture Behavioral of shift out is
47
48 begin
49 process (rst, clk baud, DataSend)
50 variable count: integer range 0 to 8;
51 begin
52
     if rst='1' then
          count:=0;
53
          FinishSend<='0';
54
    elsif clk baud'event and clk baud='1' and DataSend='1' then
55
          if count=8 then
56
57
              FinishSend<='1';
58
              count:=0;
59
          else
60
              FinishSend<='0';
              databit <= data(count);
61
62
              count:=count+1;
          end if;
63
     end if;
64
65 end process;
66 end Behavioral;
67
```



5、add_stop 模块:

添加结束位

```
22
    -----add stop模块:添加结束位-----
    entity add_stop is
34
        Port ( rst:in STD LOGIC;
35
               AddStopSign : in STD LOGIC;
36
37
               databit : out STD LOGIC;
               clk baud : in STD LOGIC;
38
               AddStopOk : out STD LOGIC);
39
40
    end add stop;
41
    architecture Behavioral of add stop is
42
43
44
   begin
   process(clk baud, AddStopSign, rst)
45
   variable count: integer range 0 to 3;
46
47
    begin
        if rst='1' then
48
49
            count:=0;
50
            databit<='1';
51
            AddStopOk<='0';
        elsif clk baud'event and clk baud='1' and AddStopSign='1' then
52
            databit<='1';
53
            count:=count+1;
54
55
            AddStopOk<='0';
            if count=3 then
56
                count:=0;
57
                AddStopOk<='1';
58
                databit<='0';
59
60
            end if:
        end if;
61
62
    end process;
    end Behavioral;
63
64
```



6、delay 模块:

延时,即添加空闲位

```
-----delay模块:延时,即添加空闲位-----delay模块:延时,即添加空闲位----
34 entity delay is
35    Port ( clk baud:in STD LOGIC;
             rst :in STD LOGIC;
36
37
             databit:out STD LOGIC;
             GoDelay : in STD LOGIC;
38
             DelayOver : out STD LOGIC);
39
40 end delay;
41
42 architecture Behavioral of delay is
43
44 begin
45
46 process (clk baud, GoDelay, rst, GoDelay)
47 variable count: integer range 0 to 4;
48
49 begin
    if rst='1' then
50
51
              count:=0;
     elsif clk baud'event and clk baud='1' and GoDelay='1' then
52
               if count=4 then --4个连续的高电平
53
                  DelayOver<='1';
54
55
                  count:=0;
56
               else
                  databit<='1';
57
58
                  DelayOver<='0';
                 count:=count+1;
59
              end if;
60
      end if;
61
62 end process;
63
64 end Behavioral;
```

