Lab 5: Character LCD Control



National Chiao Tung University Chun-Jen Tsai 10/17/2017

Lab 5: Character LCD Control

□ In this lab, you will use the sieve algorithm to find all the primes from 2 to 1021, and use the standard 1602 character LCD to display the prime numbers



☐ The deadline of the lab is on 10/24

1602 Character LCD Display

- ☐ The Arty board has only simple I/O devices such as LEDs, switches, buttons, and UART
- □ We have designed an expansion board, Arty_IO, that adds three more peripherals to Arty:
 - 1602 character LCD devices (supports only 4-bit mode)
 - SD card socket (supports only the SPIF mode)
 - 12-bit color VGA interface

Memory Map of the LCD

- □ The LCD device can be treated as a 32-byte memory
 - Each memory cell corresponds to a character on the display
 - Writing an ASCII code to a cell will display the character on the corresponding location on the LCD:



Note: the LCD device is slow, you should not update the screen faster than 2 Hz.

□ Display data memory (DD RAM) addresses:

1	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
2	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F
•	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16


Character LCD Interface (1/2)

- □ The LCD interface has 8 data wires (DB0 ~ DB7) and 3 control wires (LCD_E, LCD_RS, LCD_RW):
 - LCD_E enable/disable the inputs to the LCD module
 - The rest of the wires are defined depending on the functions:

Function		LCD_RW	Upper Nibble				Lower Nibble				
			DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
Clear Display	0	0	0	0	0	0	0	0	0	1	
Return Cursor Home	0	0	0	0	0	0	0	0	1	-	
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	
Display On/Off	0	0	0	0	0	0	1	D	С	В	
Cursor and Display Shift	0	0	0	0	0	1	S/C	R/L	-	-	
Function Set	0	0	0	0	1	0	1	0	-	-	
Set CG RAM Address	0	0	0	1	A5	A4	A3	A2	A1	A0	
Set DD RAM Address	0	0	1	A6	A5	A4	A3	A2	A1	A0	
Read Busy Flag and Address	0	1	BF	A6	A5	A4	A3	A2	A1	A0	
Write Data to CG RAM or DD RAM		0	D7	D6	D5	D4	D3	D2	D1	D0	
Read Data from CG RAM or DD RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	


Character LCD Interface (2/2)

- □ However, the Arty_IO board uses the 4-bit operating mode of the LCD device, that is, only DB4~DB7 are connected to the FPGA
 - Execution of a function will need two transmissions, using only LCD_E, LCD_RS, LCD_RW, and DB4~DB7:



Timing Diagrams for Transmission

- ☐ The timing diagram for one transmission in four-bit mode is as follows:
 - Note that execution of a function requires two transmissions



The Sample Circuit of Lab5

- □ Two Verilog program files will be provided to you:
 - LCD_Module.v An LCD controller module
 - Lab5.v a sample top-level module that prints a "Hello, World!" message using the LCD controller module

```
module LCD_module(
   input clk,
   input reset,
   input [127:0] row_A,
   input [127:0] row_B,
   output reg LCD_E,
   output reg LCD_RS, //register select
   output reg LCD_RW, //read / write
   output reg [3:0]LCD_D //data
);
```

The Sieve Algorithm (1/2)

□ The sieve algorithm is an interesting algorithm to find prime numbers using only addition operations:

Turn these nested loops into a circuit!

The Sieve Algorithm (2/2)

- □ After running the Sieve algorithm, the array primes[] contains flags of whether a number is a prime or not
 - primes[n] == 1 means n is a prime number,
 primes[n] == 0 means n is not a prime number
- □ In your circuit, you can declare the array primes[] as a bit array of registers:

```
reg [0:1023] primes;
```

What to Do in Lab 5

- □ In Lab 5, it is mandatory to do the following things:
 - Design a circuit to implement the sieve algorithm
 - Once all primes between 0 and 1023 are found, the LCD will start to display prime numbers in the following format
 - Roughly every 0.7 sec, the LCD scrolls up one number cyclically
 - If BTN3 is pressed, the scrolling direction will be reversed (scroll-up becomes scroll-down, and vice versa)
 - Example display: cyclic scroll-up (numbers are hexadecimal)

