# Lab1: Introduction to the EDA Tools



National Chiao Tung University Chun-Jen Tsai 9/15/2017

# Lab 1 Goal: Design an 8-bit Multiplier

- □ In this lab, you must design an 8-bit sequential binary multiplier and use the Vivado Simulator to verify your design
  - You should review your old textbook on Digital Circuit Design by Mano. Some design guideline of the sequential binary multiplier is in section 8.7 of Mano's book.
  - You must design your multiplier using only adder, shifter, multiplexor, and gate-level operators. You can not use the multiplication operator of Verilog.
- ☐ You must demo to your TA during the Lab hours on 9/19 that your circuit works

# The Target Technology of Digital Labs

- □ Digital circuits can be implemented in different ways
  - Circuits Boards
    - Circuit board design using standard IC parts (e.g., 74SLxx)
  - Application Specific ICs
    - Full-custom and Cell-based IC designs
  - Programmable logics
    - Field Programmable Gate Array (FPGA) design
- □ Here, we use Xilinx FPGAs for circuit implementation
  - Xilinx is the largest FPGA manufacturing company in the world
  - Ross Freeman, the co-founder of Xilinx, invented the very first FPGA in 1986<sup>†</sup>

## Xilinx Vivado Design Suite

- Xilinx has two different EDA tools for FPGA-based digital system designs
  - Vivado Design Suite
    - Only for 7<sup>th</sup>-generation FPGAs and above
    - Unified IDE for both "SoC" and "digital circuit" designs
  - ISE Design Suite
    - For 7<sup>th</sup>- and older generations of FPGAs
    - ISE EDK for SoC designs
    - ISE Project Navigator for digital circuit designs
- □ In this course, we use the Vivado Design Suite for digital circuit design

# Vivado Circuit Implementation Flow

- □ Step 1: Design Entry
  - Input your circuit design using Hardware Description Language (HDL), such as Verilog or VHDL
- □ Step 2: Synthesis
  - Convert from the HDL programs or schematics to a netlist file that define a list of circuit blocks and how they are connected
- □ Step 3: Mapping
  - Determine what FPGA resource will be used to implement which part of the netlist
- □ Step 4: Place-and-Route
  - Determine physical location and routing of the circuit resource
  - A "\*.bit" file will be generated for the FPGA device

## Vivado Circuit Debug Flow

- □ Your design may not be perfect in the first try!
  - Circuit debugging is done via "simulation" or "signal probing"
- □ Vivado supports several simulation types. In particular:
  - Behavioral simulation
    - Functional simulation before synthesis; assumes zero delay
  - Post implementation functional simulation
    - Functional simulation after synthesis; assumes zero delay
  - Post implementation timing simulation
    - Simulate signal switching of your circuit with exact signal delays on the target devices
    - Also called "post-sim"
- Vivado Logic Analyzer can analyze runtime signals

# Install Your Own Vivado Design Suite


- ☐ Install a copy of Vivado Design Suite HLx Editions 2017.2 onto your computer.
  - You can download it from:

https://www.xilinx.com/support/download.html

- □ The installation requires at least 25.3 GiB of disk space
  - Please install the "WebPACK" version and register online for a free license

#### **ISE Installation Note**


□ You must select the right version upon installation:



# Installation of Arty Board Definitions


- □ After the installation of Vivado, you must install the board definition file of Arty:
  - Download arty.zip from E3.
  - Unzip arty.zip to the following directory:

C:\<INST DIR>\Xilinx\Vivado\2017.2\data\boards\board files




#### Invoke Vivado 2017.2


□ Double-clicking the Vivado 2017.2 icon on desktop:




# Create a New Project in Vivado




# Select HDL or Schematic Design



# Select the Target Device




#### Add a New HDL Source Code




# Specifying the Source Type to Create

□ There are several types of source files in a circuit design project: design sources, constraint sources, simulation sources, and memory sources, etc.




# Create a 4-bit Full Adder Design



# Confirm to Create the Verilog Module

☐ You can define your ports here or do it in the HDL code:




## Type in the HDL Source Code

□ You can now enter the following source code:

```
// ----- A four-bit full adder ------
module FullAdder(A, B, Cin, S, Cout);
  input [3:0] A, B;
 input Cin;
 output [3:0] S;
 output Cout;
 wire [2:0] t:
 FA 1bit FAO(.A(A[0]), .B(B[0]), .Cin(Cin), .S(S[0]), .Cout(t[0]));
 FA_1bit FA1(.A(A[1]), .B(B[1]), .Cin(t[0]), .S(S[1]), .Cout(t[1]));
 FA_1bit FA2(.A(A[2]), .B(B[2]), .Cin(t[1]), .S(S[2]), .Cout(t[2]));
 FA 1bit FA3(.A(A[3]), .B(B[3]), .Cin(t[2]), .S(S[3]), .Cout(Cout));
endmodule
// ------ A 1-bit full adder ------
module FA_1bit(A, B, Cin, S, Cout);
 input A, B, Cin;
 output S, Cout;
 assign S = Cin ^ A ^ B;
 assign Cout = (A \& B) \mid (Cin \& B) \mid (Cin \& A);
endmodule
```


## TestBench Design

□ You must create a testbench to generate input signals that can feed into your circuit module, such that you can analyze the output to verify its correctness




#### Create the Testbench Source Code

□ Click "Add Sources" button again, and this time, select "Add or create simulation sources"




#### Confirm the Creation of the Testbench

☐ Here, we include the design sources into the simulation set so that we can test the modules under development




## Create the Testbench Template

□ Hit "OK" then "Yes" to create an empty testbench template → top-level of the testbench template usually has no I/O ports



# Type in the Testbench Source Code

□ We can now type in (copy-paste) the testbench code:



## The Sample Testbench Code


□ The template created by Vivado is an empty module; we must add your own test pattern generator to it

```
module FullAdder tb;
 // inputs
  reg clk = 1:
  reg [3:0] A, B;
  reg Cin;
  // outputs
  wire [3:0] S:
  wire Cout:
  // Instantiate the Unit
  // Under Test (UUT)
  FullAdder uut(
    .A(A),
    .B(B),
    .Cin(Cin),
    .S(S),
    .Cout(Cout)
```

```
// 100MHz clock generator
  always
    #5 clk = !clk;
  initial begin
    // Initialize Inputs
    A = 0; B = 0; Cin = 0;
    // Wait 100 ns for global
   // reset to finish
    #100:
    // Add stimulus here
    A = 4'b0101; B = 4'b1010;
    #50;
    A = 4'b1111; B = 4'b0001;
    #50;
    A = 4'b0000; B = 4'b1111;
    Cin = 1'b1;
    #50;
    A = 4'b0110; B = 4'b0001;
  end
endmodule
```


# Compile the Design for Simulation

□ Now, you can run the simulation:



#### Vivado Simulator Window

□ When the simulation is done, you get the waveforms:



# Register Transfer-Level (RTL) Coding

- □ For our labs, you do not have to design the circuits purely at gate-level; you can write RTL codes
- ☐ For example, the four-bit adder module can be implemented using the RTL code simply as follows:

```
// ------ A four-bit full adder -----
module FullAdder(A, B, Cin, S, Cout);
  input [3:0] A, B;
  input Cin;
  output [3:0] S;
  output Cout;

assign { Cout, S } = A + B + Cin;
  endmodule
```

# Module Specification for Lab 1

☐ The input/output ports of the multiplier is as follows:

```
module SeqMultiplier(
   input wire clk,
   input wire enable,
   input wire [7:0] A,
   input wire [7:0] B,
   output wire [15:0] C
   );
```

'clk' is the system clock,
'enable' activates the multiplication operation,
'A' is the 8-bit unsigned multiplicand input,
'B' is the 8-bit unsigned multiplier input, and
'C' is the 16-bit unsigned product output.

# Sequential Binary Multiplier Behavior

☐ The behavior of sequential binary multiplication of 10111 and 10011 is as follows:

- At each clock cycle, reads one bit from the multiplier and shiftand-adds the multiplicand to the product
- □ For digital circuit design, we can perform the process reversely

# C Model of the Multiplier

□ The C code that performs the sequential multiplication:

```
typedef unsigned char Byte;
Typedef unsigned short Word;

SeqMultiplier(Byte A, Byte B, Word *C)
{
   int idx;

   *C = 0;
   for (idx = 8; idx != 0; idx--)
   {
        *C = *C << 1;
        if ((B & 0x80) == 0x80)
        {
            *C += A;
        }
        B = B << 1;
}</pre>
```

Your task for lab1 is to rewrite this C code using Verilog!

# Example of Simulated Waveforms

 $\square$  An example of the timing diagram of 239×35 = 8365

