

Lab 4: UART Communications




National Chiao Tung University
Chun-Jen Tsai
10/6/2017

Lab 4: UART Communications

- ❑ In this lab, you will design a circuit to perform UART I/O. Your circuit will do the following things:
 - Read two decimal number inputs from the UART/JTAG port connected to a PC terminal window. The number ranges from 0 to 65535.
 - Compute the Greatest Common Divider (GCD) of the two numbers, and print the GCD to the UART terminal in hexadecimal format
- ❑ The deadline of the lab is on 10/17, 5:00 pm


Setup of Lab4

- ❑ Lab 4 tests the communications between the PC and the FPGA through the UART devices (i.e., RS-232):




Traditional UART Devices

- ❑ Universal Asynchronous Receiver/Transmitter (UART) is one of the most popular I/O devices in small systems




UART Devices on ARTY

- ❑ On Arty, the digital UART signals are converted to the USB data frames through a FTDI FT2232HQ USB-UART bridge IC
 - There is no traditional DB9 connector on ARTY!




Tera Term on the PC Side

- ❑ On the PC connected to the Arty board, we run TeraTerm to send/receive data through RS-232:



Check COM Port Number

- ❑ The COM port number of your computer can be obtained from the device manager as follows:



UART Physical Layer


- ❑ UART is a **asynchronous** transmission standard, thus, there is no common clock signal for synchronization
- ❑ The most popular physical layer for the UART transmission line is the RS-232 standard
 - Common baud rates for RS-232 signals range from 4800 bps to 115200 bps
 - RS-232 voltages are $(-15V, -3V)$ for '1' and $(3V, 15V)$ for '0'

UART Link Layer

- ❑ The serial line is 1 when it is idle
- ❑ The transmission starts with a start bit, which is 0, followed by data bits and an optional parity bit, and ends with stop bits, which are 1
- ❑ The number of data bits can be 6, 7, or 8
- ❑ The optional parity bit is used for error detection
 - For odd parity, it is set to 0 when the data bits have an odd number of 1's
 - For even parity, it is set to 0 when the data bits have an even number of 1's
- ❑ The number of stop bits can be 1, 1.5, or 2

RS-232 Transmission Example

- ❑ An example of the RS-232 transmission signals:



Out-of-Band Parameter Setting


- ❑ UART control parameters such as: bit-rate, #data bits, #stop bits, and types of parity-check must be set on both side of the serial transmission line before the communication begins
- ❑ Implicit clocks must be generated on both sides for correct transmission
 - Bit rate per second (bps), or baud rate, is used to imply the clock on both end of the transmission line
 - Baud rates must be two's multiples of 1200, e.g., 2400, 4800, 9600, ..., 115200, etc.
 - This clock is often called the baud rate generator

UART Controller

- ❑ A UART controller performs the following tasks
 - Convert 8-bit parallel data to a serial bit stream and vice versa
 - Insert (or remove) start bit, parity bit, and stop bit for every 8 bits of data
 - Maintain a local clock for data transmission at correct rate
- ❑ A UART controller includes a transmitter, a receiver, and a baud rate generator
 - The transmitter is essentially a special shift register that loads data in parallel and then shifts it out bit by bit at a specific rate
 - The receiver, on the other hand, shifts in data bit by bit and then reassembles the data

An Example of UART Controller


- The following diagram shows a typical UART controller:



RSR – Receive shift register
TSR – Transmit shift register
RDR – Receive data register
TDR – Transmit data register
SCCR – Serial communications control register
SCSR – Serial communications status register

Clock Synchronization Problem

- ❑ Since there is no explicit clock signal between the transmitter and the receiver, the receiver can not simply read incoming bits based on its system clock
- ❑ To solve this problem, we sample the incoming data multiple times per baud rate clock cycle
 - Typical up-sampling rates are 8- or 16-time sampling
- ❑ Take 8× sampling for example, the fourth sample of each bit time will be read as a data bit




*Read data at these points

Baud Rate Generator

- ❑ Since the system clock is often much higher than baud rate, we must slow down the clock to generate a UART clock. For example, for a 16X baud rate clock
 - If the baud rate is 9600 bps, $9600 \times 16 = 153600$
 - If the system clock is 100 MHz, the divider is:
 $100 \text{ M} / 153600 = 651.041 \approx 651$
- ❑ In the UART controller (uart.v) in Lab4, 651 is used as the system clock divider to generate a baud rate clock @ 153.6 kHz

Notes on Large Data for Receiver

- ❑ If FPGA runs at 50MHz, but data arrives **at** 9600 bps
 - The “received” notification from the UART controller only lasts for one system clock cycle (10 nanoseconds)



- ❑ For this lab, we don't have to worry about this problem because keystrokes are slow


About the Lab4 Sample Package

- ❑ The package contains source files that shows you how to use a circuit to read the user keyboard inputs and then print “Hello, World!” through the UART controller
- ❑ The source files are as follows:
 - `lab4.v` → Top-level module, with two FSMs for flow control
 - `uart.v` → An UART controller[†]
 - `lab4.xdc` → the constraint file

[†] The UART controller is downloaded from www.opencores.org, then modified to use a 100 MHz system clock.

Screen Shot of Lab 4 Sample Code

- ❑ The TeraTerm window prints “Hello, World!” every time an “Enter” key is pressed:




The screenshot shows a TeraTerm window titled "COM1:9600baud - Tera Term VT". The window has a menu bar with "File", "Edit", "Setup", "Control", "Window", and "Help". The main text area displays the following output:

```
Press Enter: Hello, World!  
Press Enter: Hello, World!  
Press Enter: Hello, World!  
Press Enter: Hello, World!  
Press Enter: █
```


Top-Level Block Diagram of Lab4

- ❑ The block diagrams of different circuit blocks in the lab4 sample code:




FSMs of the Sample Code

- ❑ There are two FSMs in the sample code
 - The first one controls the main program flow
 - The second one controls the print string function
- ❑ The main FSM is as follows:



The Print String FSM

- ❑ We can send data to the UART controller when it is not busy:



Your Task in Lab4

- ❑ Design a circuit to read two decimal numbers from the UART terminal, compute the GCD, then print the GCD in hexadecimal format to the UART terminal
- ❑ Your screen outputs may look as follows:

```
Enter the first decimal number: 84  
Enter the second decimal number: 96  
The GCD is: 0x000C
```

```
Enter the first decimal number: ■
```