DMA for UCAS 0.1.0

Generated by Doxygen 1.8.15

Contents

1	Hier	archica	Index		1
	1.1	Class I	Hierarchy		1
2	Clas	s Index			3
	2.1	Class I	_ist		3
3	File	Index			5
	3.1	File Lis	st		5
4	Clas	s Docu	mentation		7
	4.1	dma M	odule Refe	erence	7
		4.1.1	Member	Data Documentation	7
			4.1.1.1	clk	8
			4.1.1.2	dma_to_cpu_valid	8
			4.1.1.3	dma_to_cpu_enable	8
			4.1.1.4	mem_data_out	8
			4.1.1.5	cpu_data_out	8
			4.1.1.6	mem_data_in	8
			4.1.1.7	cpu_data_in	8
			4.1.1.8	buffer_valid_cpu_to_mem	8
			4.1.1.9	buffer_valid_mem_to_cpu	9
			4.1.1.10	buffer_empty_cpu_to_mem	9
			4.1.1.11	buffer_empty_mem_to_cpu	9
			4.1.1.12	rst	9
			4 1 1 10	die	٥

ii CONTENTS

Inc	dex				17
		5.2.1	Detailed	Description	15
	5.2	FinalEl		urces_1/new/fifo.v File Reference	15
			5.1.1.1	fifo.v	15
		5.1.1	Variable I	Documentation	15
	5.1	FinalEl	ec.srcs/so	urces_1/new/dma.v File Reference	15
5	File	Docume	entation		15
			4.2.3.16	direction	14
			4.2.3.15	narrow_width	14
			4.2.3.14	narrow_buffer	13
			4.2.3.13	width	13
			4.2.3.12	buffer	13
			4.2.3.11	_valid	13
			4.2.3.10	input_enable	13
			4.2.3.9	_enable	13
			4.2.3.8	input_valid	13
			4.2.3.7	wide_port_out	13
			4.2.3.6	narrow_port_out	12
			4.2.3.5	wide_port_in	12
			4.2.3.4	narrow_port_in	12
			4.2.3.3	dir	12
			4.2.3.2	rst	12
			4.2.3.1	clk	12
		4.2.3	Member	Data Documentation	12
			4.2.2.2	ALWAYS_1()	11
			4.2.2.1	ALWAYS_0()	11
		4.2.2	Member	Function Documentation	11
		4.2.1	Detailed	Description	11
	4.2	fifo Mo	dule Refer	ence	10
			4.1.1.21	fifo	10
			4.1.1.20	dma_to_mem_enable	10
			4.1.1.19	dma_to_mem_valid	10
			4.1.1.18	cpu_to_dma_enable	10
			4.1.1.17	cpu_to_dma_valid	10
			4.1.1.16	mem_to_dma_enable	9
			4.1.1.15	mem_to_dma_valid	9
			4.1.1.14	float_direction	9

Hierarchical Index

1.1	l C	ass	Hie	rar	chy
-----	-----	-----	-----	-----	-----

This inheritance list is sorted roughly, but not completely, alphabetically:							

2 Hierarchical Index

Class Index

21	Class	l iet

Here are the classes, structs, unions and interfaces with brief descriptions:	
dma	
fifo	1

4 Class Index

File Index

3.1 File List

Here is a list of all files with brief descriptions:

FinalElec.srcs/sources_1/new/dma.v	 												15
FinalElec.srcs/sources_1/new/fifo.v													
First in first out memory module	 					 							15

6 File Index

Class Documentation

4.1 dma Module Reference

Inheritance diagram for dma:



- clk
- rst
- dir
- float_direction
- mem_to_dma_valid
- mem_to_dma_enable
- cpu_to_dma_valid
- cpu_to_dma_enable
- dma_to_mem_valid
- dma_to_mem_enable
- dma_to_cpu_valid
- dma_to_cpu_enable
- [3:0] mem_data_out
- [7:0] cpu_data_out
- reg [3:0] mem_data_in
- reg [7:0] cpu_data_in
- buffer_cpu_to_mem fifo
- buffer_valid_cpu_to_mem reg[2:0]
- buffer_valid_mem_to_cpu reg[2:0]
- buffer_empty_cpu_to_mem reg
- buffer_empty_mem_to_cpu reg

4.1.1 Member Data Documentation

8 Class Documentation

```
4.1.1.1 clk
clk [Input]
4.1.1.2 dma_to_cpu_valid
dma_to_cpu_valid [Output]
4.1.1.3 dma_to_cpu_enable
dma_to_cpu_enable [Output]
4.1.1.4 mem_data_out
mem_data_out [Input]
4.1.1.5 cpu_data_out
cpu_data_out [Input]
4.1.1.6 mem_data_in
mem_data_in [Output]
4.1.1.7 cpu_data_in
cpu_data_in [Output]
4.1.1.8 buffer_valid_cpu_to_mem
buffer_valid_cpu_to_mem [Signal]
```

4.1 dma Module Reference 9

```
4.1.1.9 buffer_valid_mem_to_cpu
buffer_valid_mem_to_cpu [Signal]
4.1.1.10 buffer_empty_cpu_to_mem
buffer_empty_cpu_to_mem [Signal]
4.1.1.11 buffer_empty_mem_to_cpu
buffer_empty_mem_to_cpu [Signal]
4.1.1.12 rst
rst [Input]
4.1.1.13 dir
dir [Input]
4.1.1.14 float_direction
float_direction [Input]
4.1.1.15 mem_to_dma_valid
mem_to_dma_valid [Input]
4.1.1.16 mem_to_dma_enable
mem_to_dma_enable [Input]
```

10 Class Documentation

4.1.1.17 cpu_to_dma_valid

```
cpu_to_dma_valid [Input]
```

4.1.1.18 cpu_to_dma_enable

```
cpu_to_dma_enable [Input]
```

4.1.1.19 dma_to_mem_valid

```
dma_to_mem_valid [Output]
```

4.1.1.20 dma_to_mem_enable

```
dma_to_mem_enable [Output]
```

4.1.1.21 fifo

```
fifo [Module Instance]
```

The documentation for this module was generated from the following file:

• FinalElec.srcs/sources_1/new/dma.v

4.2 fifo Module Reference

Inheritance diagram for fifo:



- ALWAYS_0 rst
 - Reset part.
- ALWAYS_1 clk

4.2 fifo Module Reference

Clock part.

• clk

clock input.

• rst

reset signal. The buffer will be set to 0 if reset.

- dir
- [3:0] narrow_port_in
- [7:0] wide_port_in
- reg [3:0] narrow_port_out
- reg [7:0] wide_port_out
- input_valid
- _enable
- reg input_enable
- _valid
- buffer reg[63:0]
- width reg[56:0]
- narrow_buffer reg[7:0]
- narrow_width reg[8:0]
- · direction reg

4.2.1 Detailed Description

FIFO chip of fifferent data width with two directions. The direction will be determined when rst is set to 1. if direction is 0, data will be sent from narrow_port to wide_port, if direction is 1, the behavior is different.

4.2.2 Member Function Documentation

```
4.2.2.1 ALWAYS_0()
```

Reset part.

the reg direction will be set to the input dir.

```
4.2.2.2 ALWAYS_1()
```

Clock part.

if direction equals 1, narrow is input. if direction equals 0, wide is input.

12 Class Documentation

4.2.3 Member Data Documentation

```
4.2.3.1 clk
clk [Input]
clock input.
4.2.3.2 rst
rst [Input]
reset signal. The buffer will be set to 0 if reset.
4.2.3.3 dir
dir [Input]
4.2.3.4 narrow_port_in
narrow_port_in [Input]
4.2.3.5 wide_port_in
wide_port_in [Input]
4.2.3.6 narrow_port_out
narrow_port_out [Output]
```

4.2 fifo Module Reference

```
4.2.3.7 wide_port_out
wide_port_out [Output]
4.2.3.8 input_valid
input_valid [Input]
4.2.3.9 _enable
_enable [Input]
4.2.3.10 input_enable
input_enable [Output]
4.2.3.11 _valid
_valid [Output]
4.2.3.12 buffer
buffer [Signal]
4.2.3.13 width
width [Signal]
4.2.3.14 narrow_buffer
narrow_buffer [Signal]
```

14 Class Documentation

4.2.3.15 narrow_width

```
narrow_width [Signal]
```

4.2.3.16 direction

```
direction [Signal]
```

The documentation for this module was generated from the following file:

• FinalElec.srcs/sources_1/new/fifo.v

File Documentation

5.1 FinalElec.srcs/sources_1/new/dma.v File Reference

Classes

- Module dma
- include fifo.v

5.1.1 Variable Documentation

```
5.1.1.1 fifo.v
fifo.v [Include]
```

5.2 FinalElec.srcs/sources_1/new/fifo.v File Reference

First in first out memory module.

Classes

Module fifo

5.2.1 Detailed Description

First in first out memory module.

Author

```
Liu Shiqiliushiqi17@mails.ucas.ac.cn, Li Feidong
```

Version

0.1.0

Date

2019-01-08

16 File Documentation

Index

_enable	dma_to_cpu_valid, 8
fifo, 13	dma_to_mem_enable, 10
_valid	dma_to_mem_valid, 10
fifo, 13	fifo, 10
	float_direction, 9
ALWAYS_0	mem data in, 8
fifo, 11	mem_data_out, 8
ALWAYS 1	mem_to_dma_enable, 9
fifo, 11	mem_to_dma_valid, 9
	rst, 9
buffer	dma.v
fifo, 13	fifo.v, 15
buffer_empty_cpu_to_mem	dma_to_cpu_enable
dma, 9	dma, 8
buffer_empty_mem_to_cpu	dma_to_cpu_valid
dma, 9	dma, 8
buffer_valid_cpu_to_mem	dma_to_mem_enable
dma, 8	dma, 10
buffer_valid_mem_to_cpu	dma_to_mem_valid
dma, 8	dma, 10
uma, o	dilla, 10
clk	fifo, 10
dma, 7	_enable, 13
fifo, 12	valid, 13
cpu_data_in	ALWAYS 0, 11
dma, 8	ALWAYS 1, 11
cpu_data_out	buffer, 13
dma, 8	clk, 12
cpu_to_dma_enable	dir, 12
dma, 10	direction, 14
cpu_to_dma_valid	dma, 10
dma, 9	input_enable, 13
ana, o	input_valid, 13
dir	narrow_buffer, 13
dma, 9	
fifo, 12	narrow_port_in, 12
direction	narrow_port_out, 12
fifo, 14	narrow_width, 13
dma, 7	rst, 12
buffer_empty_cpu_to_mem, 9	wide_port_in, 12
buffer empty mem to cpu, 9	wide_port_out, 12
buffer valid cpu to mem, 8	width, 13
buffer_valid_mem_to_cpu, 8	fifo.v
·	dma.v, 15
clk, 7	FinalElec.srcs/sources_1/new/dma.v, 15
cpu_data_in, 8	FinalElec.srcs/sources_1/new/fifo.v, 15
cpu_data_out, 8	float_direction
cpu_to_dma_enable, 10	dma, 9
cpu_to_dma_valid, 9	input anabla
dir, 9	input_enable
dma_to_cpu_enable, 8	fifo, 13

18 INDEX

```
input_valid
    fifo, 13
mem_data_in
    dma, 8
mem_data_out
    dma, 8
mem_to_dma_enable
    dma, 9
mem_to_dma_valid
    dma, 9
narrow_buffer
    fifo, 13
narrow_port_in
    fifo, 12
narrow_port_out
    fifo, 12
narrow_width
    fifo, 13
rst
    dma, 9
    fifo, 12
wide_port_in
    fifo, 12
wide_port_out
    fifo, 12
width
    fifo, 13
```