Hardware Design and Lab: Lab4

111060013 EECS 26' 劉祐廷


Catalog

1. Basic Question:
Many-to-one LFSR and One-to-many LFSRP3
2. Advanced Question:
Content-addressable memory (CAM) designP4
3. Advanced Question:
Scan Chain DesignPo
4. Advanced Question:
Built-in Self TestP8
5. Advanced Question:
Built-in Self Test FPGAP10
6. Advanced Question:
Mealy Sequence DetectorP15
6. What I Have LearnedP16

1. Basic Question

A. Many-to-one LFSR

I. State Transition Diagram




II. Basic Question

If we reset the DFFs to 8'd0, then DFFs will remain 8'd0 because (DFF[1] ^ DFF[2]) ^ (DFF[3] ^ DFF[7]) is 0. Therefore, out will be a constant 1'b0.

B. One-to-many LFSR


I. State Transition Diagram



II. Basic Question

If we reset the DFFs to 8'd0, then DFFs will remain 8'd0 because DFF[7] XOR any other bit is 0. Therefore, out will be a constant 1'b0.

2. Advanced Question: Content-addressable memory (CAM) design



In this problem, I defined a reg called **isHit[15:0]** as **Figure 2.1** to save the hit status. If the i-th bit in **isHit** equal to **din**, then **isHit[i]** will be set to 1'b1. Otherwise it will be set to 1'b0. **Figure 2.2** shows how I design the memory. If **ren** is 1'b0 and **wen** is 1'b1, then **din** will be written into **mem[addr]**. Otherwise, **mem[addr]** will not change. As mention above, **isHit** == **16'b0** means that there is no hit condition happened. Therefore, I designed **hit** as it shows in **Figure 2.3**. According to the specification, if **hit** == **1'b1**, we should output the largest address of the bits that is hit. So I designed the circuit as it shows in **Figure 2.4** to realize this function.

C. Testbench




Figure 2.5 wave form 1

First, I use the input data from lecture slide to test if there is something wrong or not. As the result showed in **Figure 2.5**, we can see that everything works correctly. And then I also add some extra testcases to check if the design work correctly. As **Figure 2.6** shows, it seems that it works correctly.





Figure 2.6 wave form 2

3. Advanced Question: Scan Chain Design

A. Block Diagram






Figure 3.2
Scan_Chain_Design (Left Part)




Figure 3.3
Scan_Chain_Design (Right Part)

In this problem, the lecture slides provide a complete design. Thus I realize the circuit by Verilog according to the **Figure 3.1**, **Figure 3.2**, and **Figure 3.3**. Note that **4-bit Multiplier** is designed by behavioral-level code.

C. Testbench




Figure 3.4 Wave form

In this problem, I found that it is difficult to judge the results with the naked eyes. Therefore, as I've learned form Lab2, I defined a signal called **err** to help me check the result. In testbench, the input sequence will be stored in **input_arr[7:0]** first. And then it will be scan bit by bit into the DFFs. After input 8 bits of data, it will count **multi_ans[7:0]** as **input_arr[7:4] * input_arr[3:0]** and then **input_ans** will be set to the next testcase. After **scan_en** pulled up again, the testbench will check the output bit by bit compare to **multi_ans**. If detecting any errors, **err** will be pulled up. Note that **err** will be reset to 1'b0 while **scan_en** is **1'b0**. In this way, I can check the output more efficiently and precisely.

4. Advanced Question: Built-in Self Test

A. Block Diagram




Figure 4.1 Many_To_One_LFSR





Figure 4.2 Built_In_Self_Test

In this problem, I only have to combine to modules I 've designed in the previous problems. **Figure 4.1** shows how I designed **Many_To_One_LFSR**. **Figure 4.2** shows how I connect these two modules together.

C. Testbench



In this design, testcases are generated by Many_To_One_LFSR. It seems that the method of how I designed in the testbench of Scan_Chain_Design is risky because there are some chances that I have some wrong cases in my testbench. Therefore, I write a code in C++ to simulate the testcases and check the results one by one. And every result seems right.

```
#include <iostream>
     #define N 16
     int main() {
         int arr[8] = {1, 0, 1, 1, 1, 1, 0, 1};
         for (int i = 0; i < N ; i++) {
             std::cout << i << ": ";
             for (int j = 7; j >= 0; j--) std::cout << arr[j];</pre>
             std::cout << '\n';</pre>
11
             int tmp1 = arr[1] ^ arr[2];
             int tmp2 = arr[3] ^ arr[7];
             int in = tmp1 ^ tmp2;
             for (int j = 7; j >= 1; j--) arr[j] = arr[j - 1];
             arr[0] = in;
         std::cout << N << ": ";
         for (int j = 7; j >= 0; j--) std::cout << arr[j];
         std::cout << '\n';</pre>
```

Figure 4.4
C++ code for simulating the testcases

5. Advanced Question: Built-in Self Test FPGA

A. Block Diagram




Figure 5.2 Debounce




Figure 5.3
One_Pulse




Figure 5.4 Clock_Devider_SSD




Figure 5.5 SSD_Decoder





Figure 5.6
Built_In_Self_Test







Figure 5.11
Many_To_One_LFSR






Figure 5.13
Scan_Chain_Design (Left Part)




Figure 5.14
Scan_Chain_Design (Left Part)


According to the specification, I divided the circuit into different modules as **Figure 5.1** shows. In order to work properly on FPGA boards, divided clock is needed. Most of the modules above are modified from the designs of the previous problems by adding a mux which selected by **dclk** before connect into DFFs. However, after testing on the FPGA board, I noticed that there is some chance that the DFFs will go through two states while I only press the button one time. To solve this problem, I use a divided clock to control **Debounce** module as **Figure 5.15** shows. In this way, it seems the condition mentioned above doesn't happen again while I was testing it on the FPGA board.

```
always @ (posedge clk) begin
  if (dclk_db) DFF <= {DFF[2:0], in};
  else DFF <= DFF;
end</pre>
```

Figure 5.15

6. Advanced Question: Mealy Sequence Detector

A. State Diagram



B. Explanation

The problem requires that the mealy machine should redetect every 4 bits. Therefore, I define a state called **start**, which means that there is no bit input. And then I define some states as **Figure 6.1** shows. The states can be classified into four different groups by how many bits are pushed in.

- No input: start
- One-bit input: 0, 1
- Two-bit input: 01, 10, 11, 2nd fail
- Three-bit input: 100, 111, 011, 3rd fail

If the mealy machine detects a wrong input, the state will change into 2^{nd} fail or 3^{rd} fail, depending on the number of the bits that have been pushed in. For example, if the mealy machine detects the wrong bit while input the second bit, the state will be changed into 2^{nd} fail.

7. What I Have Learned

Most of modules are provided in the lecture slides, thus I spent much less time designing modules. However, it is difficult to design a testbench in this lab. In order to check the results, I used the method that I've learned from Lab2 and also wrote a C++ program to generate testcases correctly to help me debug. In this lab, I've learned that how to combined the skills that I've learned before to solve problems. I hope that I can use these skills more flexible in the future. In addition, I encountered a strange condition while I was doing the FPGA problem. The are some chances that if I press the **dclk** button once, the state will change twice. In order to solve this problem, I consulted my classmate who has study Logic Design Lab last semester. She told me that if clock is too fast, **Debounce** will have some chances that works unproperly. Usually, **Debounce** should use a 100Hz clock. To prevent from the same bug, I will take her advice and implement it in future problems.