20%

NATIONAL TSING HUA UNIVERSITY DEPARTMENT OF COMPUTER SCIENCE

CS 4100: Computer Architecture
Spring 2023, Mid-term Examination

(22%) Consider a specific computer called HAL running a program of 10 million instructions at a clock rate of 400 MHz. Among the instructions, 20% of them are INT instructions, 40% are FP instructions, 20% are load/store instructions, and the rest are branch instructions. Suppose that an INT instruction takes 1 cycle; an FP instruction takes 10 cycles; a load/store instruction takes 2

cycles; a branch instruction takes 3 cycles to execute.

(5%) What is the average CPI of this program running on HAL?

(7%) From (a), the architect wants to reduce the total time by improving the cycles of an FP instruction. Let n be the largest possible number of cycles for an FP instruction to reduce the total time by at least 50%, and n is an integer. What will n be?

(10%) From (a), to increase the cycle rate of HAL to 800 MHz, each branch instruction becomes 5 cycles. And 50% of the RP instructions must be executed in 14 cycles, whereas the rest remains the same. What is the overall speedup (i.e., the ratio of the enhanced performance over the original performance) after the enhancement?

(8%) The architect is evaluating two alternative processor implementations, P1 and P2, by using a benchmark set of two benchmark programs, B1 and B2. P1 operates at the clock rate of 800 MHz; P2 operates at 1.2 GHz. The execution cycles of the two benchmarks are summarized as follows:

Benchmark Execution Cycles on P1 Execution Cycles on P2

B1 $5M = \frac{5}{0.8} = \frac{5}{8} = \frac{12M}{6} = \frac{12}{1.2} = 10$ B2 $10M = \frac{10}{0.8} = \frac{5912}{8} = \frac{2582}{4} = 6M = \frac{6}{1.2} = 5$

(6%) What is the performance ratio of P1:P2, considering both benchmarks using geometric mean?

(b) (2%) From (a), which processor implementation is faster? You must give the reason.

(25%) Modern computers are designed based on the stored-program concept, based on which programs are stored in and executed from the main memory, where data are also stored. One consequence is that program instructions and data may be manipulated in the same way. A good example to illustrate the idea is self-modifying code, which alters its own instructions while it is executing. Although most computers do not allow you to do it for robustness reasons, we assume here that you can do it, and the effect shows immediately. Consider the C statement shown below left. Assume that a and b have been loaded into registers x28 and x29, respectively. One possible implementation of the C statement with self-modifying code is shown below right. Note that the instruction encodings of add and such in RISC-V differ by only one bit:

add 0000000 rs2 rs1 000 rd 0110011 sub 0100000 rs2 rs1 000 rd 0110011

if	a	<	b			3
1	a	=	a	_	b;	
els	se					
	a	=	a	+	b;	
	_	_	-	-12		

, ,	a b	1000000
slt	x6,x28,x29	$x6 \leftarrow 1$ if $a < b$ else $x6 \leftarrow 0$
slli	x6,x6,30	
auipc	x7,0	
lw	x30,16(x7)	
or	x30,x30,x6	
sw	x30,16(x7)	
1	2-ld	

er mmediate

20% INT, 40% FP, 20% land/store, 20% branch scyc

(a) Average CPI = $0.2 \times 1 + 0.4 \times 10 + 0.2 \times 2 + 0.2 \times 3 = 5.2$

(b) Improve FP. n & 35 1 50% time to 3 max cycle \$3.

 $\frac{5.2}{2}$ = 2.6 , 5.2-4 = 1.2 , 2.6-1.2 = 1.4 , 0.4 × n ≤ 1.4

Avg CP1= 0.2x1 + 0.2x10+0.2x14+0.2x2+0.2x5 = 6.4

 $N = 3 \pm$ (C) rate $\rightarrow 800$ MHz, branch $\rightarrow 5$ cyc, $FP \rightarrow \begin{cases} -4 & 14 \text{ cyc} \\ -4 & 10 \text{ cyc} \end{cases}$

 $Speedup = \frac{5.2}{6.4 + 2} = \frac{5.2}{3.2} = \frac{13}{8}$

2. (a) $P : P \ge = \sqrt{\frac{12}{1.2} \times \frac{6}{1.2}} : \sqrt{\frac{5}{0.8} \times \frac{10}{0.8}} = 25\sqrt{2} : \frac{25\sqrt{2}}{4} = 4 : 1$ (b) $P : P \ge = \sqrt{\frac{12}{1.2} \times \frac{6}{1.2}} : \sqrt{\frac{5}{0.8} \times \frac{10}{0.8}} = 25\sqrt{2} : \frac{25\sqrt{2}}{4} = 4 : 1$

(b) P1 is Taster.

x7 = PC

3. (a) (i) load 31~12 bit to ×7, sign extend 63~32bit, 11~0 bit =0, add PC

(ji) add x28,x28,x29; 000...000.0000_[||0[_||100_000_[||00]]]

32bit

(lii) if a < b, x30 remains its value, if a ≥ b, x30 remains its value.

(iv) 000...000 0000 110 1 100 000 1100 - 0110011

add x28, x28, x29

(8%) Explain how the above RISC-V code implements the C statement:

What is loaded into x7 after executing auipc?

Where is 16 (x7) pointing to? What is loaded into x30 after executing 1w?

(iii) What is the effect of executing or, considering a < b and a ≥ b?

31 212

(N) What instruction will be executed when the execution comes to add?

(5%) Replace auipc with lui in the above RISC-V code, assuming that add is stored at memory location 0x0000 0000 1000 0004. This is an implementation that uses absolute addressing instead of PC-relative. Show all the instructions that are modified and your calculations of the addresses. You should not add other instructions.

(7%) Note that the above RISC-V code does not use branch instructions, although the C statement is an if-then-else statement. Now, implement the C statement in RISC-V, particularly using the bl instruction to check the a condition. Show all the instructions. You may use labels, such as **EXIT**, to indicate locations of instructions.

(d) (5%) Give the encoding of the blt instruction according to your RISC-V code in (c).

blt imm[12|10:5] rs2 rs1 100 imm[4:1|11] 1100011

0.5] FS2 FS1 100 Imm[4:1|11] 1100011

(10%) Translate the following C code into RISC-V assembly code. You can only use RV64I instructions and cannot use pseudoinstuctions. Note that according to RISC-V spec, "In the standard RISC-V calling convention, the stack grows downward and the stack pointer is always kept 16-byte aligned." Also, the return address is stored in x1 and the stack pointer is in x2.

```
long long int findGCD(long long int a, long long int b)
{
    if(a==b)
        return a;
    if(a>b)
        return findGCD(a-b,b);
    else
        return findGCD(a,b-a);
```


(10%) In class we have described a 64-bit ALU, which has two 64-bit data inputs $A = a_{63}a_{62} \cdots a_0$, $B = b_{63}b_{62} \cdots b_0$, and one 4-bit control input ALUop (composed of 1-bit Ainvert, 1-bit Bnegate, and 2-bit Operation from left to right). Now if you want to remove the slt (set-less-than) operation and change the specification of the ALU as follows, what will the new ALU look like for bit 0?

Operation	ALUop	
A+B	1101	
A - B	1001	-
A and B	1110	15
A or B	1100	
A nor B	0010	417


You can modify the following 1-bit ALU to show your answer.

4121

```
4. func: addi x2, -16
      sd XI, \delta(x2)
       bne X10, X11, 9<b
       addi x2, 16
        jalr x 0, o(x1)
   acb: ble x10, x11, a≥b
       sub XIO, XIO, XII
        jal x1, func
        ld XI, 8(x2)
        addi x2, 16
        jalr x0, 0(1)
  a≥b: sub x11, x11, x10
        jal xl, func
        1d x1,8(x2)
       addi x2, 16
        jalr xo, o(x1)
```



 (10%) The following hardware has been introduced in class for performing 64-bit unsigned integer multiplication and division.



Let M=1100 and N=0101 be 4-bit unsigned integers. Perform each of the following operations using a 4-bit version of the hardware, respectively: (6000)


(i)
$$M \times N$$

For each operation, you only need to show (1) the initial values of Multiplicand/Divisor register and Product/Remainder register, and (2) the updated value of Product/Remainder register at the end of each iteration. Besides, you also need to show the final value of Product/Remainder register for (ii)

- 7. (15%) Consider the IEEE 754 floating-point standard and its arithmetic operations.
 - (a) (3%) Does 0x7F839C5A represent a single precision normalized number? Why?
 - (b) (3%) Suppose the largest single precision denormalized number represents the decimal number $(A 2^{-23}) \times 2^{-126}$. What is A?
 - (6%) Consider the following two single precision floating-point numbers:

Show all the work to perform B + C, and write the result in the single precision format.

(d) (3%) Let the decimal number, $(2^{24} - 1) \times 2^D$, denote the largest even integer that can be exactly represented by the single precision format. What is D?



1.1114 0019111

111160

