

# **HDL-Wideband-PFB-Lab-Test**

∷ Tags

Design Files

Simulink file

Python script

SNAP set up

Signal Chian

ADC mode

Input signal

Noise generator

Signal generator

Test result

ADC RMS

Wideband PFB test result

## **Design Files**

#### Simulink file


https://github.com/liuweiseu/snap\_hdl\_tut/blob/master/snap\_hdl\_pfb.slx

### **Python script**

https://github.com/liuweiseu/snap\_scripts/blob/master/ipynb/snap\_hdl\_pfb.ipynb


## **SNAP** set up

## **Signal Chian**



#### **ADC** mode

• Sampling Freq: 500MSps



## Input signal

#### Noise generator

• PN: <u>NOD 5108</u>

• Attenuation: -11dB

#### Signal generator

• PN: aGILENT 83630L

• Freq: 150MHz


• Amp: -6dBm

### **Test result**

#### **ADC RMS**


Fabric Clock Freq : 250.311637 MHz RMS of ADC\_I : 13.911762


RMS of ADC\_Q : 13.503327



#### Wideband PFB test result

#### • acc\_num = 1





#### • acc\_num = 128

