
天猫店铺网址:https://telesky.tmall.com



20/Aug/2014

电话:18923720150 邮箱:2355526548@qq.com

天猫店铺网址:https://telesky.tmall.com

MODULE NO.:

GMD13001 SERIES

CUSTOMER P/N:

VERSION NO.	CHANGE DESCRIPTION	DATE
0	ORIGINAL VERSION	2014/08/20

PREPARED BY: Xie Yaping DATE: 2014/08/20

APPROVED BY: Cheng Xiaojun DATE: 2014/08/20

电话:18923720150 邮箱:2355526548@qq.com

1. FUNCTIONS & FEATURES 2
2. MECHANICAL SPECIFICATIONS 2
3. EXTERNAL DIMENSIONS (unit: mm) 3
4. BLOCK DIAGRAM4
5. PIN ASSIGNMENT4
6. ABSOLUTE MAXIMUM RATINGS 5
7. ELECTRICAL CHARACTERISTICS 5
8. COMMANDS 8
9. FUNCTIONAL SPECIFICATION 12
10. MODULE ACCEPT QUALITY LEVEL (AQL)14
11. RELIABILITY TEST 15
12. OUALITY DESCRIPTION & APPLICTION NOTE 15

电话:18923720150

1

1. FUNCTIONS & FEATURES

LCD TYPE:

MODULE MODEL	LCD TYPE	REMARK
2864KLBLG03	1.30" OLED Passive Matrix White	

Driving Scheme : 1/64 Duty,
Viewing direction : 6 O'clock
Drive IC : SH1106
Power Supply Voltage : 3.0V
V_{CC} : 12.0V
Interface : 4-SPI

RoHS Compliant


2. MECHANICAL SPECIFICATIONS

Module Size
 Viewing Area
 Active Area
 Dot Pitch
 Dot Size
 35.50x33.70x2.60(max)mm
 31.42(L) x 16.70 (W) mm
 29.42 (L) x 14.70 (W) mm
 0.23 (W) x 0.23 (H) mm
 0.21(W) x 0.21(H) mm

Version: 0

邮箱:2355526548@qq.com


3. EXTERNAL DIMENSIONS (♥□ unit: mm)



Version: 0

电话:18923720150 邮箱:2355526548@qq.com

4. BLOCK DIAGRAM



5. PIN ASSIGNMENT

PIN	SYMBOL	Descriptions
1	GND	Ground of Logic Circuit
2	VDD	Power Supply for Logic
3	SCK	Serial clock input.
4	SDA	Serial data input.
5	RST	This pin is reset signal input. When the pin is low, initialization of the chip is executed. Keep this pin pull high during normal operation.
6	DC	This pin is Data/Command control pin. When the pin is pulled high and serial interface mode is selected, the data at SDIN will be interpreted as data. When it is pulled low, the data at SDIN will be transferred to the command register. In I2C mode, this pin acts as SA0 for slave address selection.
7	CS	Chip Select. Chip is selected when CS0 = "L".

Version: 0

邮箱: 2355526548@qq.com

6. ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	V _{DD}	-0.3	4	V	1, 2
Supply Voltage for Display	V _{cc}	0	16	V	1, 2
Supply Voltage for DC/DC	V _{BAT}	-0.3	5	V	1, 2
Operating Temperature	T _{OP}	-40	85	°C	
Storage Temperature	T _{STG}	-40	85	°C	3
Life Time (120 cd/m²)		10,000	-	hour	4
Life Time (80 cd/m²)		30,000	-	hour	4
Life Time (60 cd/m²)		50,000	-	hour	4

Note 1: All the above voltages are on the basis of " $V_{SS} = 0V$ ".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.

Note 4: V_{CC} = 12.0V, T_a = 25°C, 50% Checkerboard.

Software configuration follows Section 4.4 Initialization.

End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

7. ELECTRICAL CHARACTERISTICS

7.1. Optics Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness (V _{cc} Supplied Externally)	L _{br}	Note 5	100	-	-	cd/m²
Brightness (V _{CC} Generated by Internal DC/DC)	L_{br}	Note 6	90	110	130	cd/m²
C.I.E. (Blue)	(x) (y)	C.I.E. 1931	0.12 0.22	0.16 0.26	0.20 0.30	
Dark Room Contrast	CR		-	2000:1	-	
Viewing Angle			-	Free	-	degree

^{*} Optical measurement taken at V_{DD} = 2.8V, V_{CC} = 12V & 8V. Software configuration follows Section 4.4 Initialization.

Version: 0

7.2. DC CHARACTERISTICS

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage for Logic	V _{DD}		1.65	2.8	3.3	V
Supply Voltage for Display (Supplied Externally)	Vcc	Note 5 (Internal DC/DC Disable)	-	12	-	V
Supply Voltage for DC/DC	VMT	Internal DC/DC Enable	3.5	-	4.2	V
Supply Voltage for Display (Generated by Internal DC/DC)	v _{cc}	Note 6 (Internal DC/DC Enable)	6.4	-	9	ν
High Level Input	V_{IH}	I _{OUT} = 100μA, 3.3MHz	0.8×V _{DD}	-	V _{DD}	V
Low Level Input	V _{IL}	I _{OUT} = 100μA, 3.3MHz	0	-	0.2×V _{DD}	٧
High Level Output	V_{OH}	I _{OUT} = 100μA, 3.3MHz	0.9×V _{DD}	-	V_{DD}	٧
Low Level Output	V_{OL}	I _{OUT} = 100μA, 3.3MHz	0	-	$0.1 \times V_{DD}$	٧
Operating Current for V _{DD}	I_{DD}		-	180	300	μΑ
Operating Current for V _{CC} (V _{CC} Supplied Externally)	Icc	Note 7	-	23	32	mA
Operating Current for V _{MT} (V _{CC} Generated by Internal DC/DC)	I _{M7}	Note 8	-	45	50	mΑ
Sleep Mode Current for V _{DD}	I _{DD, SLEEP}		-	1	5	μΑ
Sleep Mode Current for V_{CC}	I _{CC} , SLEEP		_	2	10	μΑ

Note 5 & 6: Brightness (L_{br}) and Supply Voltage for Display (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

7.3.AC CHARACTERISTICS

3.3.3.1 Serial Interface Timing Characteristics: (4-wire SPI)

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	ns
t _{AS}	Address Setup Time	15	-	ns
t _{AH}	Address Hold Time	15	-	ns
t _{css}	Chip Select Setup Time	20	-	ns
t _{CSH}	Chip Select Hold Time	10	-	ns
t _{DSW}	Write Data Setup Time	15	-	ns
t _{DHW}	Write Data Hold Time	15	-	ns
t _{CLKL}	Clock Low Time	20	-	ns
t _{CLKH}	Clock High Time	20	-	ns
t _R	Rise Time	-	40	ns
t _F	Fall Time	-	40	ns


^{* (} V_{DD} - V_{SS} = 1.65V to 3.3V, T_a = 25°C)

Version: 0

Note 7: $V_{DD} = 2.8V$, $V_{CC} = 12V$, IREF=910K 100% Display Area Turn on.

Note 8: $V_{DD} = 2.8V$, $V_{CC} = 8V$, IREF=560K 100% Display Area Turn on.


^{*} Software configuration follows Section 4.4 Initialization.



1 I²C Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	2.5	-	μs
t _{HSTART}	Start Condition Hold Time	0.6	-	μs
	Data Hold Time (for "SDA _{OUT} " Pin)	0		
t _{HD}	Data Hold Time (for "SDA _{IN} " Pin)	300	_	ns
t _{SD}	Data Setup Time	100	-	ns
t _{SSTART}	Start Condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	μs
t _{SSTOP}	Stop Condition Setup Time	0.6	-	μs
t _R	Rise Time for Data and Clock Pin		300	ns
t _F	Fall Time for Data and Clock Pin		300	ns
t _{IDLE}	Idle Time before a New Transmission can Start	1.3	-	μs

^{* (}V_{DD} - V_{SS} = 1.65V to 3.3V, T_a = 25°C)



Version: 0 7

邮箱:2355526548@qq.com

8. COMMANDS

Command	Command									Function			
Command	Α0	RD	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0	Function	
Set Column Address 4 lower bits	0	1	0	0	0	0	0	Lowe	er colui	mn ad	dress	Sets 4 lower bits of column address of display RAM in register. (POR = 00H)	
Set Column Address 4 higher bits	0	1	0	0	0	0	1	High	er colu	mn ad	dress	Sets 4 higher bits of column address of display RAM in register. (POR = 10H)	
Set Pump voltage value	0	1	0	0	0	1	1	0	0	volt	mp age lue	This command is to control the DC-DC voltage output value. (POR=32H)	
Set Display Start Line	0	1	0	0	1			Line a	ddress			Specifies RAM display line for COM0. (POR = 40H)	
The Contrast Control Mode Set	0	1	0	1	0	0	0	0	0	0	1	This command is to set Contrast Setting of the display.	
Contrast Data Register Set	0	1	0			(Contra	st Data	3			The chip has 258 contrast steps from 00 to FF. (POR = 80H)	
6. Set Segment Re-map (ADC)	0	1	0	1	0	1	0	0	0	0	ADC	The right (0) or left (1) rotation. (POR = A0H)	
7. Set Entire Display OFF/ON	0	1	0	1	0	1	0	0	1	0	D	Selects normal display (0) or Entire Display ON (1). (POR = A4H)	
8. Set Normal/ Reverse Display	0	1	0	1	0	1	0	0	1	1	D	Normal indication (0) when low, but reverse indication (1) when high. (POR = A6H)	
9 Multiplex Ration Mode Set	0	1	0	1	0	1	0	1	0	0	0	This command switches default 63 multiplex mode to	
Multiplex Ration Data Set	0	1	0	¥	x		ı	Multiplex Ratio				any multiplex ratio from 1 to 64. (POR = 3FH)	
10. DC-DC Control Mode Set	0	1	0	1	0	1	0	1	1	0	1	This command is to control the DC-DC voltage DC-DC	
DC-DC ON/OFF Mode Set	0	1	0	1	0	0	0	1	0	1	D	will be turned on when display on converter (1) or DC-DC OFF (0). (POR = 8BH)	

Version: 0

邮箱:2355526548@qq.com

Code									Formation			
Command	Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
11. Display OFF/ON	0	1	0	1	0	1	0	1	1	1	D	Turns on OLED panel (1) or turns off (0). (POR = AEH)
12. Set Page Address	0	1	0	1	0	1	1	F	Page A	vddress	5	Specifies page address to load display RAM data to page address register. (POR = B0H)
13. Set Common Output Scan Direction	0	1	0	1	1	0	0	D	x	x	*	Scan from COM0 to COM [N - 1] (0) or Scan from COM [N -1] to COM0 (1). (POR = C0H)
 Display Offset Mode Set 	0	1	0	1	1	0	1	0	0	1	1	This is a double byte command which specifies
Display Offset Data Set	0	1	0	*	×			co	Mx			the mapping of display start line to one of COM0-63. (POR = 00H)
15. Set Display Divide Ratio/Oscillator Frequency Mode Set	0	1	0	1	1	0	1	0	1	0	1	This command is used to set the frequency of the internal display clocks. (POR = 50H)
Divide Ratio/Oscillator Frequency Data Set	0	1	0	Osc	illator	Freque	ency		Divide	Ratio		
16. Dis-charge / Pre-charge Period Mode Set	0	1	0	1	1	0	1	1	0	0	1	This command is used to set the duration of the dis-charge and pre-charge
Dis-charge /Pre-charge Period Data Set	0	1	0	Dis	s-charg	e Peri	od	Pre	e-charg	ge Peri	iod	period. (POR = 22H)
17. Common Pads Hardware Configuration Mode Set	0	1	0	1	1	0	1	1	0	1	0	This command is to set the common signals pad configuration. (POR = 12H)
Sequential/Alternat ive Mode Set	0	1	0	0	0	0	D	0	0	1	0	
18. VCOM Deselect Level Mode Set	0	1	0	1	1	0	1	1	0	1	1	This command is to set the common pad output voltage
VCOM Deselect Level Data Set	0	1	0			VC	OM (3 X VREF)				level at deselect stage. (POR = 35H)
19. Read-Modify-Write	0	1	0	1	1	1	0	0	0	0	0	Read-Modify-Write start.
20. End	0	1	0	1	1	1	0	1	1	1	0	Read-Modify-Write end.
21. NOP	0	1	0	1	1	1	0	0	0	1	1	Non-Operation Command
22. Write Display Data	1	1	0			W	Vrite R	AM dat	ta			
23. Read Status	0	0	1	BUSY	ON/ OFF	x	x	×	0	0	0	
24. Read Display Data	1	0	1			R	ead R	AM dat	ta			

Note: Do not use any other command, or the system malfunction may result.

Version: 0

9

邮箱:2355526548@qq.com

9. FUNCTIONAL SPECIFICATION

9.1 Commands


Refer to the Technical Manual for the SH1106

9.2 Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.

9.2.1 Power up Sequence:

- 1. Power up V_{DD}
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up V_{CC}/ V_{BAT}
- Delay 100ms (When V_{CC} is stable)
- 7. Send Display on command




- 1. Send Display off command
- Power down V_{CC} / V_{BAT}
- Delay 100ms
 (When V_{CC} / V_{BAT} is reach 0 and panel is completely discharges)
- 4. Power down VDD



V_{DD} / V_{BAT} on

Display on



邮箱:2355526548@qq.com

Note 13:

- Since an ESD protection circuit is connected between V_{DD} and V_{CC} inside the driver IC, V_{CC} becomes lower than V_{DD} whenever V_{DD} is ON and V_{CC} is OFF.
- V_{CC} / V_{BAT} should be kept float (disable) when it is OFF.
- Power Pins (V_{DD}, V_{CC}, V_{BAT}) can never be pulled to ground under any circumstance.
- 4) VDD should not be power down before VCC / VBAT power down.


9.3 Reset Circuit

When RES# input is low, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128×64 Display Mode
- Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- Normal display mode (Equivalent to A4h command)

Version: 0


9.4 Actual Application Example



If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

Version: 0

邮箱: 2355526548@qq.com



10. MODULE ACCEPT QUALITY LEVEL (AQL)

10.1 AQL Standard Value: Critical Defect =0.1, Major Defect=0.65; Minor Defect =2.5.
10.2 Inspection Standard: MIL-STD-105E Table Normal Inspection Single Sampling Level II

Version: 0 12

11. RELIABILITY TEST.

11.1 Contents of Reliability Tests

Item	Conditions	Criteria		
High Temperature Operation	70°C, 240 hrs			
Low Temperature Operation	-40°C, 240 hrs			
High Temperature Storage	85°C, 240 hrs	The operational		
Low Temperature Storage	-40°C, 240 hrs	functions work.		
High Temperature/Humidity Operation	60°C, 90% RH, 120 hrs			
Thermal Shock	-40°C ⇔ 85°C, 24 cycles			
THE THE STOCK	60 mins dwell			

^{*} The samples used for the above tests do not include polarizer.

11.2 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at $23\pm5^{\circ}$ C; $55\pm15^{\circ}$ RH.

12. QUALITY DESCRIPTION & APPLICTION NOTE

Please refer to "General Inspection Criteria" document.

Version: 0

邮箱: 2355526548@qq.com

^{*} No moisture condensation is observed during tests.