天猫店铺网址:https://telesky.tmall.com

SSD1309

# Appendix: IC Revision history of SSD1309 Specification

| Version | Change Items  | <b>Effective Date</b> |  |  |
|---------|---|-----------------------|--|--|
| 0.10    | 0.10 1 <sup>st</sup> Release  |                       |  |  |
| 1.0     | <ol> <li>Changed to Advance Information</li> <li>Add SSD1309UR1 in ordering information. (P.11, P.55)</li> </ol>  | 14-Oct-10             |  |  |
| 1.1     | <ol> <li>Added Command 26h/27h/29h/2Ah/2Eh/2Fh/A3h/DCh in Section 9 &amp; Section 10 (P.28~31, P.33, P.45~48)</li> <li>Revised default value of A[7:4] of command D5h in Table 9-5 from 1000b into 0111b. (P.34)</li> </ol> | 25-Jul-11             |  |  |

电话:18923720150

Jul 2011 P 2/62 Rev 1.1

邮箱:2355526548@qq.com

SSD1309

# CONTENT

| 1                | GENERAL DESCRIPTION   | 7  |
|------------------|---|----|
| 2                | FEATURES  | 7  |
| 3                | ORDERING INFORMATION  |    |
| 4                | BLOCK DIAGRAM   | 8  |
| 5                | DIE PAD FLOOR PLAN  | 9  |
| 6                | PIN ARRANGEMENT   | 11 |
| 6.1              | SSD1309UR1 PIN ASSIGNMENT   | 11 |
| 7                | PIN DESCRIPTION   | 13 |
| 8                | FUNCTIONAL BLOCK DESCRIPTIONS   | 15 |
| 8.1              |   |    |
|                  | 8.1.1 MCU Parallel 6800-series Interface                                      |    |
|                  | 8.1.2 MCU Parallel 8080-series Interface                                      |    |
|                  | 8.1.3 MCU Serial Interface (4-wire SPI)                                       |    |
|                  | 8.1.4 MCU Serial Interface (3-wire SPI)  8.1.5 MCU I <sup>2</sup> C Interface |    |
| 8.2              |   |    |
| 8.3              |   |    |
| 8.4              |   |    |
| 8.5              |   |    |
| 8.6              |   |    |
| 8.7              |   |    |
| 8.8              | · ·   |    |
| 9                | COMMAND TABLE   | 27 |
| 9.1              | FUNDAMENTAL COMMAND TABLE   |    |
| 9.2              |   |    |
| 9.3              |   |    |
| 9.4              |   |    |
| 9.5<br>9.6       |   |    |
| 9.0<br><b>10</b> | COMMAND DESCRIPTIONS  |    |
|                  | 1 SET LOWER COLUMN START ADDRESS FOR PAGE ADDRESSING MODE (00H~0FH)           | 36 |
| 10.              |   |    |
| 10.              |   |    |
| 10.              |   |    |
| 10.              |   |    |
| 10.              | · /   |    |
| 10.              | · /   |    |
| 10.<br>10.       |   |    |
| 10.              | ,   |    |
| 10.              |   |    |
| 10.              |   |    |
| 10.              | 13 SET PAGE START ADDRESS FOR PAGE ADDRESSING MODE (B0H~B7H)                  | 39 |
| 10.              |   |    |
| 10.              |   | 39 |
| 10.              |   |    |
| 10.<br>10.       |   |    |
| 10.              |   |    |
|                  | CUNIT = ()  |    |

电话:18923720150

| 10.20          | ) SET GPIO (DCH)  | 45 |
|----------------|---|----|
| 10.21          | ) SET GPIO (DCн)  | 45 |
| 10.22          | 2 SET COMMAND LOCK (FDH)                                  | 45 |
| 10.23          |   |    |
| 10.24          | CONTINUOUS VERTICAL AND HORIZONTAL SCROLL SETUP (29H/2AH) | 46 |
| 10.25          |   | 48 |
| 10.26          | 5 ACTIVATE SCROLL (2FH)                                   | 48 |
| 10.27          |   | 48 |
| 10.28          |   | 48 |
| 11             | MAXIMUM RATINGS   | 51 |
| 12             | DC CHARACTERISTICS  | 52 |
| 13             | AC CHARACTERISTICS  | 53 |
| 14             | APPLICATION EXAMPLE                                       | 59 |
|                | PACKAGE INFORMATION                                       | 60 |
| 15             | I ACNAGE INFORMATION                                      |    |
| <b>15</b> 15.1 | SSD1309Z DIE TRAY INFORMATION                             |    |

邮箱:2355526548@qq.com

# **FIGURES**

| Figure 4-1: SSD1309 Block Diagram   | 8          |
|---|------------|
| Figure 5-1: SSD1309Z Die Drawing  |            |
| Figure 5-2: SSD1309Z alignment mark dimension   | 9          |
| Figure 6-1: SSD1309UR1 Pin Assignment   |            |
| Figure 8-1: Data read back procedure - insertion of dummy read                                    | 16         |
| Figure 8-2: Example of Write procedure in 8080 parallel interface mode                            | 16         |
| Figure 8-3: Example of Read procedure in 8080 parallel interface mode                             | 16         |
| Figure 8-4: Display data read back procedure - insertion of dummy read                            | 17         |
| Figure 8-5: Write procedure in 4-wire Serial interface mode                                       | 18         |
| Figure 8-6 : Write procedure in 3-wire Serial interface mode                                      |            |
| Figure 8-7: I <sup>2</sup> C-bus data format  | 20         |
| Figure 8-8: Definition of the Start and Stop Condition  | 21         |
| Figure 8-9: Definition of the acknowledgement condition   |            |
| Figure 8-10: Definition of the data transfer condition  | 21         |
| Figure 8-11: Oscillator Circuit and Display Time Generator  | 22         |
| Figure 8-12 : Segment Output Waveform in three phases   | 23         |
| Figure 8-13 : GDDRAM pages structure of SSD1309   |            |
| Figure 8-14: Enlargement of GDDRAM (No row re-mapping and column-remapping)                       | 24         |
| Figure 8-15: I <sub>REF</sub> Current Setting by Resistor Value.                                  |            |
| Figure 8-16: The Power ON sequence  | 26         |
| Figure 8-17: The Power OFF sequence   |            |
| Figure 10-1: Address Pointer Movement of Page addressing mode                                     |            |
| Figure 10-2: Example of GDDRAM access pointer setting in Page Addressing Mode (No row and column- | remapping) |
|   |            |
| Figure 10-3 : Address Pointer Movement of Horizontal addressing mode.                             |            |
| Figure 10-4: Address Pointer Movement of Vertical addressing mode                                 |            |
| Figure 10-5: Example of Column and Row Address Pointer Movement (LS pin pulled LOW)               |            |
| Figure 10-6 : Transition between different modes  |            |
| Figure 10-7: Horizontal scroll example: Scroll RIGHT by 1 column                                  |            |
| Figure 10-8: Horizontal scroll example: Scroll LEFT by 1 column                                   |            |
| Figure 10-9: Horizontal scrolling setup example (LS pin pull LOW)                                 |            |
| Figure 10-10: Continuous Vertical scrolling setup example (LS pin pull LOW)                       |            |
| Figure 10-11: Continuous Vertical and Horizontal scrolling setup example (LS pin pull LOW)        |            |
| Figure 10-12: Content Scrolling example (2Dh, Left Horizontal Scroll by one column)               |            |
| Figure 13-1: 6800-series MCU parallel interface characteristics.                                  |            |
| Figure 13-2: 8080-series parallel interface characteristics                                       |            |
| Figure 13-3 : Serial interface characteristics (4-wire SPI)                                       |            |
| Figure 13-4 : Serial interface characteristics (3-wire SPI)                                       |            |
| Figure 13-5 : I <sup>2</sup> C interface Timing characteristics.                                  | 58         |
| Figure 14-1 : Application Example of SSD1309Z   |            |
| Figure 15-1: SSD1309Z die tray information  |            |
| Figure 15-2 SSD1309UR1 Detail Dimension   | 61         |

# TABLE

| Table 3-1: Ordering Information   | 7  |
|---|----|
| Table 5-1: SSD1309Z Bump Die Pad Coordinates  |    |
| Table 6-1: SSD1309UR1 Pin Assignment Table  | 12 |
| Table 7-1: SSD1309 Pin Description  | 13 |
| Table 7-2: Bus Interface selection  | 13 |
| Table 8-1: MCU interface assignment under different bus interface mode                        | 15 |
| Table 8-2 : Control pins of 6800 interface  |    |
| Table 8-3: Control pins of 8080 interface   |    |
| Table 8-4 : Control pins of 4-wire Serial interface   | 17 |
| Table 8-5 : Control pins of 3-wire Serial interface   | 18 |
| Table 9-1: Fundamental Command Table  | 27 |
| Table 9-2: Scrolling Command Table  |    |
| Table 9-3: Addressing Setting Command Table   | 32 |
| Table 9-4: Hardware Configuration (Panel resolution & layout related) Command Table           | 33 |
| Table 9-5: Timing & Driving Scheme Setting Command Table                                      | 34 |
| Table 9-6 : Read Command Table  |    |
| Table 9-7 : Address increment table (Automatic)   | 35 |
| Table 10-1: Example of Set Display Offset and Display Start Line without Remap                | 40 |
| Table 10-2: Example of Set Display Offset and Display Start Line with Remap                   | 41 |
| Table 10-3 : COM Pins Hardware Configuration  |    |
| Table 10-4: Content Scrolling software flow example (Page addressing mode – command 20h, 02h) |    |
| Table 10-5: Content Scrolling setting example (Vertical addressing mode – command 20h, 01h)   |    |
| Table 11-1: Maximum Ratings (Voltage Referenced to V <sub>SS</sub> )                          |    |
| Table 12-1 : DC Characteristics.  |    |
| Table 13-1 : AC Characteristics.  | 53 |
| Table 13-2 : 6800-Series MCU Parallel Interface Timing Characteristics                        |    |
| Table 13-3: 8080-Series MCU Parallel Interface Timing Characteristics                         |    |
| Table 13-4 : Serial Interface Timing Characteristics (4-wire SPI)                             |    |
| Table 13-5 : Serial Interface Timing Characteristics (3-wire SPI)                             |    |
| Table 13-6: I <sup>2</sup> C Interface Timing Characteristics                                 | 58 |
|   |    |

 Jul 2011
 P 6/62
 Rev 1.1
 SSD1309

邮箱:2355526548@qq.com

### 1 GENERAL DESCRIPTION

SSD1309 is a single-chip CMOS OLED/PLED driver with controller for organic / polymer light emitting diode dot-matrix graphic display system. It consists of 128 segments and 64 commons. This IC is designed for Common Cathode type OLED panel.

The SSD1309 embeds with contrast control, display RAM and oscillator, which reduces the number of external components and power consumption. It has 256-step brightness control. Data/Commands are sent from general MCU through the hardware selectable 6800/8080 series compatible Parallel Interface, I<sup>2</sup>C interface or Serial Peripheral Interface. It is suitable for many compact portable applications, such as mobile phone sub-display, MP3 player and calculator, etc.

# 2 FEATURES

- Resolution: 128 x 64 dot matrix panel
- Power supply
  - o  $V_{DD} = 1.65 V \sim 3.3 V$  for IC logic o  $V_{CC} = 7.0 V \sim 16.0 V$  for Panel driving
- For matrix display
  - o OLED driving output voltage, 16V maximum
  - o Segment maximum source current: 320uA
  - o Common maximum sink current: 40mA
  - o 256 step contrast brightness current control
- Embedded 128 x 64 bit SRAM display buffer
- Pin selectable MCU Interfaces:
  - o 8-bit 6800/8080-series parallel interface
  - o 3 /4 wire Serial Peripheral Interface
  - o I<sup>2</sup>C Interface
- Screen saving infinite content scrolling function
- Programmable Frame Rate
- Programmable Multiplexing Ratio
- Row Re-mapping and Column Re-mapping
- On-Chip Oscillator
- Chip layout for COG, COF
- Wide range of operating temperature: -40°C to 85°C

# 3 ORDERING INFORMATION

**Table 3-1: Ordering Information** 

| Ordering Part Number | SEG | СОМ | Package<br>Form | Reference  | Remark   |
|----------------------|-----|-----|-----------------|------------|--|
| SSD1309Z             | 128 | 64  | COG             | Page 9     | <ul> <li>Min SEG pad pitch: 37.5um</li> <li>Min COM pad pitch: 27um</li> <li>Min I/O pad pitch: 60 um</li> <li>Die thickness: 300 +/- 15 um</li> </ul>                         |
| SSD1309UR1           | 128 | 64  | COF             | Page 11,61 | o35mm film, 4 sprocket hole oHot bar type COF o8-bit 80 / 8-bit 68 / SPI / I2C interface oSEG lead pitch 0.120mm x 0.998 =0.11976mm oCOM lead pitch 0.120mm x 0.998 =0.11976mm |

**SSD1309** | Rev 1.1 | P 7/62 | Jul 2011

# **BLOCK DIAGRAM**

Common Drivers CS#-RES#-COM62 COM60 D/C#-R/W# (WR#)-E(RD#)-Display Controller Graphic Display Data RAM (GDDRAM) : COM2 BS0 COM0MCU Interface BS1 BS2 D7 **←** D6 **←** D5 **→** Segment Drivers D4**∢** SEG0 D3**∢** SEG1 D2**◆** D1 **◆** D0**◆** SEG126  $egin{array}{c} V_{DD} & \cdot \ V_{CC} \ V_{SS} \ V_{LSS} \end{array}$ SEG127  $V_{SS1} \\$ Voltage Control Current Control Common Drivers

Display Timing Generator

Oscillator

CLS \_

Command Decoder

Figure 4-1 : SSD1309 Block Diagram

Jul 2011 P 8/62 SSD1309 Rev 1.1

COM1 COM3

COM61 COM63

电话:18923720150 邮箱:2355526548@qq.com

 $V_{\text{COMH}}$ 

 $I_{REF}$ 

# 5 DIE PAD FLOOR PLAN




Figure 5-1: SSD1309Z Die Drawing

| Die size (after sawing) | $5.8 \pm 0.05$ mm x $1.0 \pm 0.05$ mm |
|-------------------------|---------------------------------------|
| Die thickness           | 300 +/- 15um                          |
| Min I/O pad pitch       | 60um                                  |
| Min SEG pad pitch       | 37.5um                                |
| Min COM pad pitch       | 27um                                  |
| Bump height             | Nominal 12um                          |

| Bump size                     |       |       |
|-------------------------------|-------|-------|
| Pad#                          | X[um] | Y[um] |
| 1~4, 97~100, 127~130, 261~264 | 59    | 35    |
| 5~14, 87~96                   | 15    | 108   |
| 101~126, 265~290              | 108   | 15    |
| 15~86                         | 40    | 100   |
| 131~260                       | 22    | 64    |

| Alignment mark | Position        | Size              |
|----------------|-----------------|-------------------|
| + shape        | (-2392.2, 18.8) | 56.25um x 56.25um |
| T shape        | (2392.2, 18.8)  | 56.25um x 56.25um |
| SSL Logo       | (2055, 20)      | -                 |

(For details dimension please see Figure 5-2)





Figure 5-2: SSD1309Z alignment mark dimension



**SSD1309** | Rev 1.1 | P 9/62 | Jul 2011

417 417 417

417 431.5 431.5 431.5 431.5 337.5 310.5 283.5

> 175.5 148.5 121.5 94.5 67.5 40.5

13.5 -13.5 -40.5 -67.5

-148.5 -175.5 -202.5

Table 5-1: SSD1309Z Bump Die Pad Coordinates


| Pin number      | Pin name       | l x                  | Υ                  | Pin number | Pin name              | l x                | ΙΥ             | Pin number | Pin name         | Х                    | Υ          | Pin number | Pin name         | l x                  | _ |
|-----------------|----------------|----------------------|--------------------|------------|-----------------------|--------------------|----------------|------------|------------------|----------------------|------------|------------|------------------|----------------------|---|
| 1               | VCOMH          | -2794.52             | -431.5             | 81         | VSS                   | 1830               | -399           | 161        | SEG29            | 1293.75              | 417        | 241        | SEG109           | -1706.25             | H |
| 2               | VOOMH          | -2668.32             | -431.5             | 82         | TR3                   | 1890               | -399           | 162        | SEG30            | 1256.25              | 417        | 242        | SEG110           | -1743.75             | r |
| 3               | VCOMH          | -2589.32             | -431.5             | 83         | TR2                   | 1950               | -399           | 163        | SEG31            | 1218.75              | 417        | 243        | SEG111           | -1781.25             | Г |
| 4               | VCOMH          | -2510.32             | -431.5             | 84         | TR1                   | 2010               | -399           | 164        | SEG32            | 1181.25              | 417        | 244        | SEG112           | -1818.75             | Г |
| 5               | VLSS           | -2439.76             | -371.02            | 85         | TR0                   | 2070               | -399           | 165        | SEG33            | 1143.75              | 417        | 245        | SEG113           | -1856.25             |   |
| 6               | COM56          | -2412.76             | -371.02            | 86         | VCC                   | 2130               | -399           | 166        | SEG34            | 1106.25              | 417        | 246        | SEG114           | -1893.75             | L |
| 7               | COM57          | -2385.76             | -371.02            | 87         | VCOMH                 | 2196.76            |                | 167        | SEG35            | 1068.75              | 417        | 247        | SEG115           | -1931.25             | L |
| 8               | COM58          | -2358.76             | -371.02            | 88         | COM31                 | 2223.76            |                | 168        | SEG36            | 1031.25              | 417        | 248        | SEG116           | -1968.75             | Ł |
| 9               | COM59          | -2331.76             | -371.02            | 89         | COM30<br>COM29        | 2250.76<br>2277.76 |                | 169        | SEG37            | 993.75               | 417<br>417 | 249        | SEG117           | -2006.25             | H |
| 10<br>11        | COM60<br>COM61 | -2304.76<br>-2277.76 | -371.02<br>-371.02 | 90<br>91   | COM28                 | 2304.76            |                | 170<br>171 | SEG38<br>SEG39   | 956.25<br>918.75     | 417        | 250<br>251 | SEG118<br>SEG119 | -2043.75<br>-2081.25 | H |
| 12              | COM62          | -2250.76             | -371.02            | 92         | COM27                 | 2331.76            |                | 172        | SEG40            | 881.25               | 417        | 252        | SEG120           | -2118.75             | H |
| 13              | COM63          | -2223.76             | -371.02            | 93         | COM26                 | 2358.76            |                | 173        | SEG41            | 843.75               | 417        | 253        | SEG121           | -2156.25             | H |
| 14              | VCOMH          | -2196.76             | -371.02            | 94         | COM25                 | 2385.76            |                | 174        | SEG42            | 806.25               | 417        | 254        | SEG122           | -2193.75             | Г |
| 15              | NC             | -2130                | -399               | 95         | COV24                 | 2412.76            |                | 175        | SEG43            | 768.75               | 417        | 255        | SEG123           | -2231.25             | Γ |
| 16              | VLSS           | -2070                | -399               | 96         | VLSS                  | 2439.76            |                | 176        | SEG44            | 731.25               | 417        | 256        | SEG124           | -2268.75             | Γ |
| 17              | VLSS           | -2010                | -399               | 97         | VCOMH                 | 2510.32            | -431.5         | 177        | SEG45            | 693.75               | 417        | 257        | SEG125           | -2306.25             | L |
| 18              | VLSS           | -1950                | -399               | 98         | VCOMH                 | 2589.32            |                | 178        | SEG46            | 656.25               | 417        | 258        | SEG126           | -2343.75             | L |
| 19              | NC<br>NC       | -1890                | -399               | 99         | VCOMH                 | 2668.32            |                | 179        | SEG47            | 618.75               | 417        | 259        | SEG127           | -2381.25             | Ļ |
| 20              | VCC            | -1830                | -399               | 100        | VCOMH                 | 2794.52            | -431.5         | 180        | SEG48            | 581.25               | 417        | 260        | VCC              | -2418.75             | H |
| 21<br>22        | VCC<br>VCC     | -1770<br>-1710       | -399<br>-399       | 101<br>102 | <u>VCOMH</u><br>COM23 | 2770.02<br>2770.02 |                | 181<br>182 | SEG49<br>SEG50   | 543.75<br>506.25     | 417<br>417 | 261<br>262 | <u> </u>         | -2510.32<br>-2589.32 | ⊦ |
| 23              | VCC            | -1650                | -399               | 102        | 00M22                 | 2770.02            |                | 183        | SEG51            | 468.75               | 417        | 263        | VCC              | -2668.32             | H |
| 24              | VOOMH          | -1590                | -399               | 104        | COM21                 | 2770.02            |                | 184        | SEG52            | 431.25               | 417        | 264        | VCOMH            | -2794.52             | H |
| 25              | VOOMH          | -1530                | -399               | 105        | COM20                 | 2770.02            | -229.5         | 185        | SEG53            | 393.75               | 417        | 265        | VSS              | -2770.02             | Τ |
| 26              | VCOMH          | -1470                | -399               | 106        | COM19                 | 2770.02            | -202.5         | 186        | SEG54            | 356.25               | 417        | 266        | COM32            | -2770.02             | Γ |
| 27              | VCOMH          | -1410                | -399               | 107        | COM18                 | 2770.02            | -175.5         | 187        | SEG55            | 318.75               | 417        | 267        | COM33            | -2770.02             | Γ |
| 28              | NC             | -1350                | -399               | 108        | COM17                 | 2770.02            | -148.5         | 188        | SEG56            | 281.25               | 417        | 268        | COMB4            | -2770.02             | Ĺ |
| 29              | VSS            | -1290                | -399               | 109        | COM16                 | 2770.02            | -121.5         | 189        | SEC57            | 243.75               | 417        | 269        | COM35            | -2770.02             | Ĺ |
| 30              | VSS            | -1230                | -399               | 110        | COM15                 | 2770.02            |                | 190        | SEG58            | 206.25               | 417        | 270        | COM36            | -2770.02             | L |
| 31              | VSS            | -1170                | -399               | 111        | COM14                 | 2770.02            | -67.5          | 191        | SEG59            | 168.75               | 417        | 271        | COM37            | -2770.02             | Ł |
| 32<br>33        | VDD<br>VDD     | -1110<br>-1050       | -399<br>-399       | 112<br>113 | COM13<br>COM12        | 2770.02<br>2770.02 | -40.5<br>-13.5 | 192<br>193 | SEG60<br>SEG61   | 131.25<br>93.75      | 417<br>417 | 272<br>273 | COM38<br>COM39   | -2770.02<br>-2770.02 | ⊦ |
| 34              | VDD            | -990                 | -399               | 114        | 00M11                 | 2770.02            | 13.5           | 194        | SEG62            | 93.75<br>56.25       | 417        | 274        | COM40            | -2770.02<br>-2770.02 | H |
| 35              | BS0            | -930                 | -399               | 115        | COM10                 | 2770.02            |                | 195        | SEG63            | 18.75                | 417        | 275        | COM41            | -2770.02             | H |
| 36              | VSS            | -870                 | -399               | 116        | COM9                  | 2770.02            |                | 196        | SEG64            | -18.75               | 417        | 276        | COM42            | -2770.02             | r |
| 37              | BS1            | -810                 | -399               | 117        | COMB                  | 2770.02            | 94.5           | 197        | SEG65            | -56.25               | 417        | 277        | COM43            | -2770.02             | Γ |
| 38              | VDD            | -750                 | -399               | 118        | COM7                  | 2770.02            | 121.5          | 198        | SEG66            | -93.75               | 417        | 278        | COM44            | -2770.02             | Г |
| 39              | BS2            | -690                 | -399               | 119        | COM6                  | 2770.02            |                | 199        | SEG67            | -131.25              | 417        | 279        | COM45            | -2770.02             |   |
| 40              | VSS            | -630                 | -399               | 120        | COM5                  | 2770.02            | 175.5          | 200        | SEG68            | -168.75              | 417        | 280        | COM46            | -2770.02             | L |
| 41              | TR7            | -570                 | -399               | 121        | <u>COM4</u>           | 2770.02            |                | 201        | SEG69            | -206.25              | 417        | 281        | COM47            | -2770.02             | L |
| 42              | VSS1           | -510                 | -399               | 122        | COMB                  | 2770.02            |                | 202        | SEG70            | -243.75              | 417        | 282        | COM48            | -2770.02             | Ļ |
| 43              | Q_             | -450                 | -399               | 123        | 00M2                  | 2770.02            | 256.5          | 203        | SEG71            | -281.25              | 417        | 283        | COM49            | -2770.02             | ⊦ |
| <u>44</u><br>45 | VSS<br>CS#     | -390<br>-330         | -399<br>-399       | 124<br>125 | COM1<br>COM0          | 2770.02<br>2770.02 | 283.5<br>310.5 | 204<br>205 | SEG72<br>SEG73   | -318.75<br>-356.25   | 417<br>417 | 284<br>285 | COM50<br>COM51   | -2770.02<br>-2770.02 | ⊦ |
| 46              | RES#           | -270                 | -399               | 126        | VSS                   | 2770.02            | 337.5          | 206        | SEG74            | -393.75              | 417        | 286        | COV51            | -2770.02             | H |
| 47              | D/C#           | -210                 | -399               | 127        | VOOMH                 | 2794.52            | 431.5          | 207        | SEG75            | -431.25              | 417        | 287        | COM53            | -2770.02             | F |
| 48              | VSS            | -150                 | -399               | 128        | VCC                   | 2668.32            |                | 208        | SEG76            | -468.75              | 417        | 288        | COV54            | -2770.02             | r |
| 49              | R/W#(WR#)      | -90                  | -399               | 129        | VCC                   | 2589.32            | 431.5          | 209        | SEG77            | -506.25              | 417        | 289        | COM55            | -2770.02             | Г |
| 50              | E(RD#)         | -30                  | -399               | 130        | VCC                   | 2510.32            | 431.5          | 210        | SEG78            | -543.75              | 417        | 290        | VCOMH            | -2770.02             |   |
| 51              | D0             | 30                   | -399               | 131        | VCC                   | 2418.75            | 417            | 211        | SEG79            | -581.25              | 417        |            |                  |                      |   |
| 52              | D1             | 90                   | -399               | 132        | SEG0                  | 2381.25            | 417            | 212        | SEG80            | -618.75              | 417        |            |                  |                      |   |
| 53              | D2             | 150                  | -399               | 133        | SEG1                  | 2343.75            | 417            | 213        | SEG81            | -656.25              | 417        |            |                  |                      |   |
| <u>54</u>       | D3             | 210                  | -399               | 134        | SEG2                  | 2306.25<br>2268.75 | 417            | 214        | SEG82            | -693.75<br>721.25    | 417        |            |                  |                      |   |
| <u>55</u><br>56 | VSS<br>D4      | 270<br>330           | -399<br>-399       | 135<br>136 | SEG3<br>SEG4          | 2231.25            | 417<br>417     | 215<br>216 | SEG83<br>SEG84   | -731.25<br>-768.75   | 417<br>417 |            |                  |                      |   |
| 57              | D5             | 390                  | -399               | 137        | SEG5                  | 2193.75            |                | 217        | SEG85            | -806.25              | 417        |            |                  |                      |   |
| 58              | D6             | 450                  | -399               | 138        | SEG6                  | 2156.25            | 417            | 218        | SEG86            | -843.75              | 417        |            |                  |                      |   |
| 59              | D7             | 510                  | -399               | 139        | SEG7                  | 2118.75            |                | 219        | SEG87            | -881.25              | 417        |            |                  |                      |   |
| 60              | IREF           | 570                  | -399               | 140        | SEG8                  | 2081.25            |                | 220        | SEG88            | -918.75              | 417        |            |                  |                      |   |
| 61              | VSS            | 630                  | -399               | 141        | SEG9                  | 2043.75            |                | 221        | SEG89            | -956.25              | 417        |            |                  |                      |   |
| 62              | CLS            | 690                  | -399               | 142        | SEG10                 | 2006.25            |                | 222        | SEG90            | -993.75              | 417        |            |                  |                      |   |
| 63              | VDD            | 750                  | -399               | 143        | SEG11                 | 1968.75            |                | 223        | SEG91            | -1031.25             | 417        |            |                  |                      |   |
| 64              | VDD            | 810                  | -399               | 144        | SEG12                 | 1931.25            |                | 224        | SEG92            | -1068.75             | 417        |            |                  |                      |   |
| 65<br>66        | VCOMH<br>VCOMH | 930                  | -399<br>-399       | 145<br>146 | SEG13<br>SEG14        | 1893.75            |                | 225<br>226 | SEG93<br>SEG94   | -1106.25<br>-1143.75 | 417<br>417 |            |                  |                      |   |
| 67              | VCOMH          | 990                  | -399<br>-399       | 146        | SEG14<br>SEG15        | 1856.25<br>1818.75 |                | 227        | SEG95            | -1143.75             | 417        |            |                  |                      |   |
| 68              | VOOMH          | 1050                 | -399               | 148        | SEG16                 | 1781.25            |                | 228        | SEG96            | -1218.75             | 417        |            |                  |                      |   |
| 69              | VCC            | 1110                 | -399               | 149        | SEG17                 | 1743.75            |                | 229        | SEG97            | -1256.25             | 417        |            |                  |                      |   |
| 70              | VCC            | 1170                 | -399               | 150        | SEG18                 | 1706.25            |                | 230        | SEG98            | -1293.75             | 417        |            |                  |                      |   |
| 71              | VCC            | 1230                 | -399               | 151        | SEG19                 | 1668.75            | 417            | 231        | SEG99            | -1331.25             | 417        |            |                  |                      |   |
| 72              | VCC            | 1290                 | -399               | 152        | SEG20                 | 1631.25            | 417            | 232        | SEG100           | -1368.75             | 417        |            |                  |                      |   |
| 73              | VCC            | 1350                 | -399               | 153        | SEG21                 | 1593.75            |                | 233        | SEG101           |                      | 417        |            |                  |                      |   |
| 74              | NC NC          | 1410                 | -399               | 154        | SEG22                 | 1556.25            |                | 234        | SEG102           | -1443.75             | 417        |            |                  |                      |   |
| 75<br>76        | VLSS           | 1470                 | -399               | 155        | SEG23                 | 1518.75            |                | 235        | SEG103           | -1481.25             | 417        |            |                  |                      |   |
| 76<br>77        | VLSS<br>VLSS   | 1530<br>1590         | -399<br>-399       | 156<br>157 | SEG24<br>SEG25        | 1481.25<br>1443.75 |                | 236<br>237 | SEG104<br>SEG105 | -1518.75<br>-1556.25 | 417<br>417 |            |                  |                      |   |
| 78              | TR6            | 1650                 | -399               | 158        | SEG26                 | 1406.25            |                | 238        | SEG106           | -1593.75             | 417        |            |                  |                      |   |
| 79              | TR5            | 1710                 | -399               | 159        | SEG27                 | 1368.75            |                | 239        | SEG107           | -1631.25             | 417        |            |                  |                      |   |
| 80              | TR4            | 1770                 | -399               | 160        | SEG28                 | 1331.25            |                | 240        | SEG108           |                      | 417        |            |                  |                      |   |
|                 |                |                      |                    |            |                       |                    |                |            |                  |                      |            |            |                  |                      |   |

Jul 2011 P 10/62 Rev 1.1 SSD1309

# **6 PIN ARRANGEMENT**

# 6.1 SSD1309UR1 pin assignment

Figure 6-1: SSD1309UR1 Pin Assignment



**SSD1309** | Rev 1.1 | P 11/62 | Jul 2011

Table 6-1: SSD1309UR1 Pin Assignment Table

|       | 1 able (       | ,-I . BB | D13090         | IV 1 | шл         | ssigiiii     |
|-------|----------------|----------|----------------|------|------------|--------------|
| Pin # | Name           | Pin      | # Name         |      | Pin #      | Name         |
| 1     | NC             | 81       | SEG123         |      | 161        | SEG43        |
| 2     | VCC            | 82       | SEG122         |      | 162        | SEG42        |
| 3     | VCOMH          | 83       | SEG121         |      | 163        | SEG41        |
| 4     | IREF           | 84       | SEG120         |      | 164        | SEG40        |
| 5     | D7             | 85       | SEG119         |      | 165        | SEG39        |
| 6     | D6             | 86       | SEG118         |      | 166        | SEG38        |
| 7     | D5             | 87       | SEG117         |      | 167        | SEG37        |
| 8     | D4             | 88       | SEG116         |      | 168        | SEG36        |
| 9     | D3             | 89       | SEG115         |      | 169        | SEG35        |
| 10    | D2             | 90       | SEG114         |      | 170        | SEG34        |
| 11    | D1             | 91       | SEG113         |      | 171        | SEG33        |
| 12    | D0             | 92       | SEG112         |      | 172        | SEG32        |
| 13    | E(RD#)         | 93       | SEG111         |      | 173        | SEG31        |
| 14    | R/W#           | 94       | SEG110         |      | 174        | SEG30        |
| 15    | D/C#           | 95       | SEG109         |      | 175        | SEG29        |
| 16    | RES#           | 96       | SEG108         | _    | 176        | SEG28        |
| 17    | CS#            | 97       | SEG107         | _    | 177        | SEG27        |
| 18    | VSS1           | 98       | SEG106         |      | 178        | SEG26        |
| 19    | BS2            | 99       | SEG105         | _    | 179        | SEG25        |
| 20    | BS1            | 100      |                |      | 180        | SEG24        |
| 21    | VDD            | 101      | SEG103         | _    | 181        | SEG23        |
| 22    | NC             | 102      |                | _    | 182        | SEG22        |
| 23    | NC             | 103      |                | l    | 183        | SEG21        |
| 24    | NC             | 104      | _              | l ⊨  | 184        | SEG20        |
| 25    | NC             | 105      |                | l ⊩  | 185        | SEG19        |
| 26    | NC             | 106      | _              | l ⊢  | 186        | SEG18        |
| 27    | NC             | 107      | SEG97          | I⊢   | 187        | SEG17        |
| 28    | NC             | 108      |                |      | 188        | SEG16        |
| 29    | NC             | 109      | _              |      | 189        | SEG15        |
| 30    | VSS            | 110      | SEG94<br>SEG93 |      | 190<br>191 | SEG14        |
| 31    | NC             | 111      |                | _    |            | SEG13        |
| 32    | NC             | 112      | _              | _    | 192        | SEG12        |
| 33    | NC             | 113      |                | _    | 193        | SEG11        |
| 34    | COM63          | 114      |                | -    | 194        | SEG10        |
| 35    | COM61          | 115      |                | _    | 195        | SEG9         |
| 36    | COM59          | 116      |                | _    | 196        | SEG8         |
| 37    | COM57          | 117      | _              | _    | 197        | SEG7         |
| 38    | COM55<br>COM53 | 119      |                | -    | 198<br>199 | SEG6<br>SEG5 |
| 40    | COM51          | 120      |                | _    | 200        | SEG4         |
| 41    | COM49          | 121      | SEG83          | _    | 201        | SEG3         |
| 42    | COM47          | 122      |                | _    | 202        | SEG2         |
| 43    | COM45          | 123      | _              | -    | 203        | SEG1         |
| 44    | COM43          | 124      |                | _    | 204        | SEG0         |
| 45    | COM41          | 125      |                | _    | 205        | NC           |
| 46    | COM39          | 126      |                |      | 206        | NC           |
| 47    | COM37          | 127      |                |      | 207        | NC           |
| 48    | COM35          | 128      | _              | _    | 208        | NC           |
| 49    | COM33          | 129      | _              | _    | 209        | NC           |
| 50    | COM31          | 130      | _              | _    | 210        | NC           |
| 51    | COM29          | 131      | SEG73          |      | 211        | NC           |
| 52    | COM27          | 132      | _              | _    | 212        | NC           |
| 53    | COM25          | 133      | _              |      | 213        | NC           |
| 54    | COM23          | 134      |                |      | 214        | NC           |
| 55    | COM21          | 135      |                | l ⊨  | 215        | NC           |
| 56    | COM19          | 136      |                |      | 216        | COM0         |
| 57    | COM17          | 137      |                |      | 217        | COM2         |
| 58    | COM15          | 138      |                |      | 218        | COM4         |
| 59    | COM13          | 139      |                |      | 219        | COM6         |
| 60    | COM11          | 140      |                |      | 220        | COM8         |
| 61    | COM9           | 141      | SEG63          |      | 221        | COM10        |
| 62    | COM7           | 142      | SEG62          |      | 222        | COM12        |
| 63    | COM5           | 143      | SEG61          |      | 223        | COM14        |
| 64    | COM3           | 144      | SEG60          |      | 224        | COM16        |
| 65    | COM1           | 145      | SEG59          |      | 225        | COM18        |
| 66    | NC             | 146      | SEG58          |      | 226        | COM20        |
| 67    | NC             | 147      | SEG57          |      | 227        | COM22        |
| 68    | NC             | 148      | SEG56          |      | 228        | COM24        |
| 69    | NC             | 149      | SEG55          |      | 229        | COM26        |
| 70    | NC             | 150      | SEG54          |      | 230        | COM28        |
| 71    | NC             | 151      | SEG53          |      | 231        | COM30        |
| 72    | NC             | 152      | SEG52          |      | 232        | COM32        |
| 73    | NC             | 153      |                |      | 233        | COM34        |
| 74    | NC             | 154      |                |      | 234        | COM36        |
| 75    | NC             | 155      |                |      | 235        | COM38        |
| 76    | NC             | 156      |                |      | 236        | COM40        |
| 77    | SEG127         | 157      | _              |      | 237        | COM42        |
| 78    | SEG126         | 158      | _              |      | 238        | COM44        |
| 79    | SEG125         | 159      |                |      | 239        | COM46        |
| 80    | SEG124         | 160      | SEG44          |      | 240        | COM48        |
|       |                |          |                |      |            |              |

| Pin# | Name  |
|------|-------|
| 241  | COM50 |
| 242  | COM52 |
| 243  | COM54 |
| 244  | COM56 |
| 245  | COM58 |
| 246  | COM60 |
| 247  | COM62 |
| 248  | NC    |
| 249  | NC    |

 Jul 2011
 P 12/62
 Rev 1.1
 SSD1309

邮箱:2355526548@qq.com

电话:18923720150

# 7 PIN DESCRIPTION

# **Key:**

| I = Input                           | NC = Not Connected                    |
|-------------------------------------|---------------------------------------|
| O =Output                           | Pull LOW= connect to Ground           |
| I/O = Bi-directional (input/output) | Pull HIGH= connect to V <sub>DD</sub> |
| P = Power pin                       |                                       |

**Table 7-1: SSD1309 Pin Description** 

| Pin Name    | Pin Type | Description   |  |  |  |  |  |  |  |
|-------------|----------|---|--|--|--|--|--|--|--|
| $V_{ m DD}$ | Р        | Power supply pin for core logic operation.  |  |  |  |  |  |  |  |
| $V_{CC}$    | Р        | Power supply for panel driving voltage. This is also the most positive power voltage supply pin.  |  |  |  |  |  |  |  |
| $ m V_{SS}$ | P        | Ground pin. It must be connected to external ground.  |  |  |  |  |  |  |  |
| $V_{LSS}$   | P        | Analog system ground pin. It must be connected to external ground.  |  |  |  |  |  |  |  |
| $V_{SS1}$   | -        | Reserved Pin. It must be connected to external ground.  |  |  |  |  |  |  |  |
| $V_{COMH}$  | P        | COM signal deselected voltage level. A capacitor should be connected between this pin and $V_{\rm SS}$ .  |  |  |  |  |  |  |  |
| BS[2:0]     | I        | MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2, BS1 and BS0 are pin select.  |  |  |  |  |  |  |  |
|             |          | Table 7-2: Bus Interface selection  |  |  |  |  |  |  |  |
|             |          | BS[2:0] Interface   |  |  |  |  |  |  |  |
|             |          | 000 4 line SPI  |  |  |  |  |  |  |  |
|             |          | 001 3 line SPI  |  |  |  |  |  |  |  |
|             |          | $I^2C$  |  |  |  |  |  |  |  |
|             |          | 110 8-bit 8080 parallel   |  |  |  |  |  |  |  |
|             |          | 100 8-bit 6800 parallel   |  |  |  |  |  |  |  |
|             |          | Note $^{(1)}$ 0 is connected to $V_{SS}$ $^{(2)}$ 1 is connected to $V_{DD}$  |  |  |  |  |  |  |  |
| $I_{REF}$   | I        | This pin is the segment output current reference pin.   |  |  |  |  |  |  |  |
|             |          | $I_{REF}$ is supplied externally. A resistor should be connected between this pin and $V_{SS}$ to maintain the current around 10uA. Please refer to Figure 8-15 for the details of resistor value                             |  |  |  |  |  |  |  |
| CL          | I        | This is external clock input pin.   |  |  |  |  |  |  |  |
|             |          | When internal clock is enabled (i.e. HIGH in CLS pin), this pin is not used and should be connected to $V_{\rm SS}$ . When internal clock is disabled (i.e. LOW in CLS pin), this pin is the external clock source input pin. |  |  |  |  |  |  |  |
| CLS         | I        | This is internal clock enable pin.  |  |  |  |  |  |  |  |
|             |          | When it is pulled HIGH (i.e. connect to $V_{DD}$ ), internal clock is enabled. When it is pulled LOW, the internal clock is disabled; an external clock source must be connected to the CL pin for normal operation.          |  |  |  |  |  |  |  |

| SSD1309 | Rev 1.1 | P 13/62 | Jul 2011 |
|---------|---------|---------|----------|

| Pin Name         | Pin Type | Description  |
|------------------|----------|--|
| CS#              | I        | This pin is the chip select input connecting to the MCU.  The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW).  |
| RES#             | I        | This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.   |
| D/C#             | I        | This pin is Data/Command control pin connecting to the MCU.  When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data.  |
|                  |          | When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In $I^2C$ mode, this pin acts as SA0 for slave address selection. When 3-wire serial interface is selected, this pin must be connected to $V_{\rm SS}$ .   |
|                  |          | For detail relationship to MCU interface signals, refer to Timing Characteristics Diagrams Figure 13-1 to Figure 13-5  |
| R/W# (WR#)       | I        | This pin is read / write control input pin connecting to the MCU interface.  |
|                  |          | When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW.  When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data  |
|                  |          | write operation is initiated when this pin is pulled LOW and the chip is selected. When serial or $I^2C$ interface is selected, this pin must be connected to $V_{SS}$ .   |
| E (RD#)          | I        | This pin is MCU interface input.   |
|                  |          | When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected.   |
|                  |          | When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected.   |
|                  |          | When serial or $I^2C$ interface is selected, this pin must be connected to $V_{SS}$ .  |
| D[7:0]           | I/O      | These pins are bi-directional data bus connecting to the MCU data bus.   |
|                  |          | Unused pins are recommended to tie LOW.  |
|                  |          | When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will be the serial data input: SDIN and D2 should be kept NC. When I <sup>2</sup> C mode is selected, D2, D1 should be tied together and serve as SDA <sub>out</sub> , SDA <sub>in</sub> in application and D0 is the serial clock input, SCL. |
| SEG0 ~<br>SEG127 | 0        | These pins provide the OLED segment driving signals. These pins are $V_{SS}$ state when display is OFF.  |
| COM0 ~<br>COM63  | О        | These pins provide the Common switch signals to the OLED panel. These pins are in high impedance state when display is OFF.  |
| TR[7:0]          | -        | Reserved pin and is recommended to keep it float.  |
| NC               | -        | This is dummy pin. Do not group or short NC pins together.   |

 Jul 2011
 P 14/62
 Rev 1.1
 SSD1309

# **FUNCTIONAL BLOCK DESCRIPTIONS**

# 8.1 MCU Interface selection

SSD1309 MCU interface consist of 8 data pins and 5 control pins. The pin assignment at different interface mode is summarized in Table 8-1. Different MCU mode can be set by hardware selection on BS[2:0] pins (please refer to Table 7-2 for BS[2:0] setting).

Table 8-1: MCU interface assignment under different bus interface mode

| Pin Name         | Data/C    | Data/Command Interface Control Signal |           |           |       |                    |            |            |       |      |     |         |      |
|------------------|-----------|---------------------------------------|-----------|-----------|-------|--------------------|------------|------------|-------|------|-----|---------|------|
| Bus              |           |                                       |           |           |       |                    |            |            |       |      |     |         |      |
| Interface        | <b>D7</b> | <b>D6</b>                             | <b>D5</b> | <b>D4</b> | D3    | D2                 | D1         | <b>D</b> 0 | E     | R/W# | CS# | D/C#    | RES# |
| 8-bit 8080       |           |                                       |           | D         | [7:0] |                    |            |            | RD#   | WR#  | CS# | D/C#    | RES# |
| 8-bit 6800       |           |                                       |           | D         | [7:0] |                    |            |            | Е     | R/W# | CS# | D/C#    | RES# |
| 3-wire SPI       | Tie LO    | W                                     |           |           |       | NC                 | SDIN       | SCLK       | Tie L | OW   | CS# | Tie LOW | RES# |
| 4-wire SPI       | Tie LO    | W                                     |           |           |       | NC                 | SDIN       | SCLK       | Tie L | OW   | CS# | D/C#    | RES# |
| I <sup>2</sup> C | Tie LO    | W                                     |           |           |       | SDA <sub>OUT</sub> | $SDA_{IN}$ | SCL        | Tie L | OW   |     | SA0     | RES# |

### 8.1.1 MCU Parallel 6800-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), R/W#, D/C#, E and CS#.

A LOW in R/W# indicates WRITE operation and HIGH in R/W# indicates READ operation. A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. The E input serves as data latch signal while CS# is LOW. Data is latched at the falling edge of E signal.

Table 8-2: Control pins of 6800 interface

| Function      | E        | R/W# | CS# | D/C# |
|---------------|----------|------|-----|------|
| Write command | <b>1</b> | L    | L   | L    |
| Read status   | <b>1</b> | Н    | L   | L    |
| Write data    | <b>1</b> | L    | L   | Н    |
| Read data     | <b>1</b> | Н    | L   | Н    |

#### Note


In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-1.

<sup>(1) ↓</sup> stands for falling edge of signal

H stands for HIGH in signal

L stands for LOW in signal

Figure 8-1: Data read back procedure - insertion of dummy read



# 8.1.2 MCU Parallel 8080-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), RD#, WR#, D/C# and CS#.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. A rising edge of RD# input serves as a data READ latch signal while CS# is kept LOW. A rising edge of WR# input serves as a data/command WRITE latch signal while CS# is kept LOW.

Figure 8-2: Example of Write procedure in 8080 parallel interface mode





Figure 8-3: Example of Read procedure in 8080 parallel interface mode



Jul 2011 | P 16/62

Rev 1.1

邮箱:2355526548@qq.com

SSD1309

电话:18923720150

Table 8-3: Control pins of 8080 interface


| Function      | RD#      | WR#      | CS# | D/C# |
|---------------|----------|----------|-----|------|
| Write command | Н        | <b>↑</b> | L   | L    |
| Read status   | <b>↑</b> | Н        | L   | L    |
| Write data    | Н        | <b>↑</b> | L   | Н    |
| Read data     | <b>↑</b> | Н        | L   | Н    |

#### Note

- (1) ↑ stands for rising edge of signal
- (2) H stands for HIGH in signal
- (3) L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-4.

Figure 8-4: Display data read back procedure - insertion of dummy read



### 8.1.3 MCU Serial Interface (4-wire SPI)

The 4-wire serial interface consists of serial clock: SCLK, serial data: SDIN, D/C#, CS#. In 4-wire SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins, D2 should be left open. The pins from D3 to D7, E and R/W# (WR#)# can be connected to an external ground.

Table 8-4: Control pins of 4-wire Serial interface

| Function      | E       | R/W#    | CS# | D/C# | <b>D</b> 0 |
|---------------|---------|---------|-----|------|------------|
| Write command | Tie LOW | Tie LOW | L   | L    | <b>↑</b>   |
| Write data    | Tie LOW | Tie LOW | L   | Н    | <b>↑</b>   |

#### Note

- (1) H stands for HIGH in signal
- (2) L stands for LOW in signal
- (3) ↑ stands for rising edge of signal

SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ... D0. D/C# is sampled on every eighth clock and the data byte in the shift register is written to the Graphic Display Data RAM (GDDRAM) or command register in the same clock.

Under serial mode, only write operations are allowed.

| SSD1309 | Rev 1.1 P 17/62 | Jul 2011 |
|---------|-----------------|----------|
|---------|-----------------|----------|

CS# D/C# SDIN DB1 DB2 DBn **SCLK** SCLK (D0)D7 D6 D5 D4 D3 D2 D1 D0SDIN(D1)

Figure 8-5: Write procedure in 4-wire Serial interface mode

#### 8.1.4 MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCLK, serial data SDIN and CS#. In 3-wire SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins, D2 should be left open. The pins from D3 to D7, R/W# (WR#)#, E and D/C# can be connected to an external ground.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Under serial mode, only write operations are allowed.


Table 8-5: Control pins of 3-wire Serial interface

| Function      | E(RD#)  | R/W#(WR#) | CS# | D/C#    | D0 | Note    |
|---------------|---------|-----------|-----|---------|----|---------|
| Write command | Tie LOW | Tie LOW   | L   | Tie LOW | 1  | (1) L s |
| Write data    | Tie LOW | Tie LOW   | L   | Tie LOW | 1  | (2) ↑ s |

stands for LOW in signal

stands for rising edge of signal

Figure 8-6: Write procedure in 3-wire Serial interface mode



Jul 2011 | P 18/62 Rev 1.1 SSD1309

# 8.1.5 MCU I<sup>2</sup>C Interface

The  $I^2C$  communication interface consists of slave address bit SA0,  $I^2C$ -bus data signal SDA (SDA<sub>OUT</sub>/D<sub>2</sub> for output and SDA<sub>IN</sub>/D<sub>1</sub> for input) and  $I^2C$ -bus clock signal SCL (D<sub>0</sub>). Both the data and clock signals must be connected to pull-up resistors. RES# is used for the initialization of device.

# a) Slave address bit (SA0)

SSD1309 has to recognize the slave address before transmitting or receiving any information by the I<sup>2</sup>C-bus. The device will respond to the slave address following by the slave address bit ("SA0" bit) and the read/write select bit ("R/W#" bit) with the following byte format,

b<sub>7</sub> b<sub>6</sub> b<sub>5</sub> b<sub>4</sub> b<sub>3</sub> b<sub>2</sub> b<sub>1</sub> b<sub>0</sub> 0 1 1 1 1 0 SA0 R/W#

"SA0" bit provides an extension bit for the slave address. Either "0111100" or "0111101", can be selected as the slave address of SSD1309. D/C# pin acts as SA0 for slave address selection. "R/W#" bit is used to determine the operation mode of the I<sup>2</sup>C-bus interface. R/W#=1, it is in read mode. R/W#=0, it is in write mode.

# b) I<sup>2</sup>C-bus data signal (SDA)

SDA acts as a communication channel between the transmitter and the receiver. The data and the acknowledgement are sent through the SDA.

It should be noticed that the ITO track resistance and the pulled-up resistance at "SDA" pin becomes a voltage potential divider. As a result, the acknowledgement would not be possible to attain a valid logic 0 level in "SDA".

"SDA<sub>IN</sub>" and "SDA<sub>OUT</sub>" are tied together and serve as SDA. The "SDA<sub>IN</sub>" pin must be connected to act as SDA. The "SDA<sub>OUT</sub>" pin may be disconnected. When "SDA<sub>OUT</sub>" pin is disconnected, the acknowledgement signal will be ignored in the  $I^2$ C-bus.

# c) I<sup>2</sup>C-bus clock signal (SCL)

The transmission of information in the I<sup>2</sup>C-bus is following a clock signal, SCL. Each transmission of data bit is taken place during a single clock period of SCL.


电话:18923720150 邮箱:2355526548@qq.com

SSD1309 | Rev 1.1 | P 19/62 | Jul 2011

# 8.1.5.1 $I^2$ C-bus Write data

The I<sup>2</sup>C-bus interface gives access to write data and command into the device. Please refer to Figure 8-7 for the write mode of I<sup>2</sup>C-bus in chronological order.

Figure 8-7: I<sup>2</sup>C-bus data format




# 8.1.5.2 Write mode for $I^2C$

- 1) The master device initiates the data communication by a start condition. The definition of the start condition is shown in Figure 8-8. The start condition is established by pulling the SDA from HIGH to LOW while the SCL stays HIGH.
- 2) The slave address is following the start condition for recognition use. For the SSD1309, the slave address is either "b0111100" or "b0111101" by changing the SA0 to LOW or HIGH (D/C pin acts as SA0).
- 3) The write mode is established by setting the R/W# bit to logic "0".
- 4) An acknowledgement signal will be generated after receiving one byte of data, including the slave address and the R/W# bit. Please refer to the Figure 8-9 for the graphical representation of the acknowledge signal. The acknowledge bit is defined as the SDA line is pulled down during the HIGH period of the acknowledgement related clock pulse.
- 5) After the transmission of the slave address, either the control byte or the data byte may be sent across the SDA. A control byte mainly consists of Co and D/C# bits following by six "0" 's.
  - a. If the Co bit is set as logic "0", the transmission of the following information will contain data bytes only.
  - b. The D/C# bit determines the next data byte is acted as a command or a data. If the D/C# bit is set to logic "0", it defines the following data byte as a command. If the D/C# bit is set to logic "1", it defines the following data byte as a data which will be stored at the GDDRAM. The GDDRAM column address pointer will be increased by one automatically after each data write.
- 6) Acknowledge bit will be generated after receiving each control byte or data byte.
- 7) The write mode will be finished when a stop condition is applied. The stop condition is also defined in Figure 8-8. The stop condition is established by pulling the "SDA in" from LOW to HIGH while the "SCL" stays HIGH.

SDA SDA SDA SCL START condition

Figure 8-8: Definition of the Start and Stop Condition





Please be noted that the transmission of the data bit has some limitations.

- 1. The data bit, which is transmitted during each SCL pulse, must keep at a stable state within the "HIGH" period of the clock pulse. Please refer to the Figure 8-10 for graphical representations. Except in start or stop conditions, the data line can be switched only when the SCL is LOW.
- 2. Both the data line (SDA) and the clock line (SCL) should be pulled up by external resistors.




Figure 8-10: Definition of the data transfer condition

**SSD1309** | Rev 1.1 | P 21/62 | Jul 2011


#### 8.2 Command Decoder

This module determines whether the input data is interpreted as data or command. Data is interpreted based upon the input of the D/C# pin.

If D/C# pin is HIGH, D[7:0] is interpreted as display data written to Graphic Display Data RAM (GDDRAM). If it is LOW, the input at D[7:0] is interpreted as a command. Then data input will be decoded and written to the corresponding command register.

## 8.3 Oscillator Circuit and Display Time Generator

Figure 8-11: Oscillator Circuit and Display Time Generator



This module is an on-chip LOW power RC oscillator circuitry. The operation clock (CLK) can be generated either from internal oscillator or external source CL pin. This selection is done by CLS pin. If CLS pin is pulled HIGH, internal oscillator is chosen and CL should be connected to  $V_{\rm SS}$ . Pulling CLS pin LOW disables internal oscillator and external clock must be connected to CL pins for proper operation. When the internal oscillator is selected, its output frequency Fosc can be changed by command D5h A[7:4].

The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor "D" can be programmed from 1 to 16 by command D5h

$$DCLK = F_{OSC} / D$$

The frame frequency of display is determined by the following formula.

$$F_{FRM} = \frac{F_{osc}}{D \times K \times No. \text{ of Mux}}$$

where

- D stands for clock divide ratio. It is set by command D5h A[3:0]. The divide ratio has the range from 1 to 16.
- K is the number of display clocks per row. The value is derived by

 $K = Phase 1 period + Phase 2 period + K_o$ 

= 2 + 2 + 65 = 69 at power on reset (that is  $K_0$  is a constant that equals to 65)

(Please refer to Section 8.5 "Segment Drivers / Common Drivers" for the details of the "Phase")

- Number of multiplex ratio is set by command A8h. The power on reset value is 63 (i.e. 64MUX).
- F<sub>OSC</sub> is the oscillator frequency. It can be changed by command D5h A[7:4]. The higher the register setting results in higher frequency.

电话:18923720150 邮箱:2355526548@qq.com

Jul 2011 | P 22/62

Rev 1.1

SSD1309

#### 8.4 Reset Circuit

When RES# input is LOW, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128 x 64 Display Mode
- 3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00h and COM0 mapped to address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- 9. Normal display mode (Equivalent to A4h command)


## 8.5 Segment Drivers / Common Drivers

Segment drivers deliver 128 current sources to drive the OLED panel. The driving current can be adjusted from 0 to 320uA with 256 steps. Common drivers generate voltage-scanning pulses.

The segment driving waveform is divided into three phases:

- 1. In phase 1, the OLED pixel charges of previous image are discharged in order to prepare for next image content display.
- 2. In phase 2, the OLED pixel is driven to the targeted voltage. The pixel is driven to attain the corresponding voltage level from  $V_{SS}$ . The period of phase 2 can be programmed in length from 1 to 15 DCLKs. If the capacitance value of the pixel of OLED panel is larger, a longer period is required to charge up the capacitor to reach the desired voltage.
- 3. In phase 3, the OLED driver switches to use current source to drive the OLED pixels and this is the current drive stage.

Figure 8-12: Segment Output Waveform in three phases



After finishing phase 3, the driver IC will go back to phase 1 to display the next row image data. This three-step cycle is run continuously to refresh image display on OLED panel.

In phase 3, if the length of current drive pulse width is set to 65, after finishing 65 DCLKs in current drive phase, the driver IC will go back to phase 1 for next row display.

PAGE5 (COM23-COM16)

PAGE6 (COM15-COM8)

PAGE7 (COM 7-COM0)

## 8.6 Graphic Display Data RAM (GDDRAM)

PAGE5 (COM40-COM47)

PAGE6 (COM48-COM55)

PAGE7 (COM56-COM63)

Column re-mapping

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128 x 64 bits and the RAM is divided into eight pages, from PAGE0 to PAGE7, which are used for monochrome 128x64 dot matrix display, as shown in Figure 8-13.

Row re-mapping PAGE0 (COM0-COM7) PAGE0 (COM 63-COM56) Page 0 PAGE1 (COM8-COM15) Page 1 PAGE1 (COM 55-COM48) PAGE2 (COM16-COM23) PAGE2 (COM47-COM40) Page 2 PAGE3 (COM24-COM31) PAGE3 (COM39-COM32) Page 3 PAGE4 (COM32-COM39) PAGE4 (COM31-COM24) Page 4

Page 5

Page 6

Page 7
SEG0 -----SEG127

Figure 8-13: GDDRAM pages structure of SSD1309

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row as shown in Figure 8-14.

PAGE2

| COM16 | COM17 | COM23 | Each box represents one bit of image data

Figure 8-14: Enlargement of GDDRAM (No row re-mapping and column-remapping)

For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software as shown in Figure 8-13.

For vertical shifting of the display, an internal register storing the display start line can be set to control the portion of the RAM data to be mapped to the display (command D3h).

Jul 2011 | P 24/62 | Rev 1.1 | SSD1309

#### **8.7 SEG/COM Driving block**

This block is used to derive the incoming power sources into the different levels of internal use voltage and current.


- $V_{CC}$  is the most positive voltage supply.
- V<sub>COMH</sub> is the Common deselected level. It is internally regulated.
- V<sub>LSS</sub> is the ground path of the analog and panel current.
- I<sub>REF</sub> is a reference current source for segment current drivers I<sub>SEG</sub>. The relationship between reference current and segment current of a color is:

$$I_{SEG} = (Contrast+1) / 8 \times I_{REF}$$

in which the contrast (0~255) is set by Set Contrast command 81h

The magnitude of I<sub>REF</sub> is controlled by the value of resistor, which is connected between I<sub>REF</sub> pin and V<sub>SS</sub> as shown in Figure 8-15. It is recommended to set  $I_{REF}$  to  $10 \pm 2uA$  so as to achieve  $I_{SEG} = 320uA$  at maximum contrast 255.

Figure 8-15:  $I_{REF}$  Current Setting by Resistor Value



Since the voltage at  $I_{REF}$  pin is  $V_{CC} - 3V$ , the value of resistor R1 can be found as below:

For 
$$I_{REF} = 10uA$$
,  $V_{CC} = 12V$ :

R1 = (Voltage at 
$$I_{REF} - V_{SS}$$
) /  $I_{REF}$   
≈ (12 - 3) / 10uA  
= 900kΩ

Rev 1.1

SSD1309

P 25/62

Jul 2011

# Power ON and OFF sequence

The following figures illustrate the recommended power ON and power OFF sequence of SSD1309

### Power ON sequence:

- 1. Power ON V<sub>DD</sub>
- 2. After  $V_{DD}$  become stable, set RES# pin LOW (logic low) for at least 3us  $(t_1)^{(3)}$  and then HIGH (logic
- 3. After set RES# pin LOW (logic low), wait for at least 3us ( $t_2$ ). Then Power ON  $V_{CC}$  (1)
- 4. After V<sub>CC</sub> become stable, send command AFh for display ON. SEG/COM will be ON after 100ms  $(t_{AF}).$




Figure 8-16: The Power ON sequence

Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF  $V_{CC}$ . (1), (2)
- 3. Power OFF  $V_{DD}$  after  $t_{OFF}$ . (where Minimum  $t_{OFF}$ =0ms, typical  $t_{OFF}$ =100ms)




Figure 8-17: The Power OFF sequence

电话:18923720150

Rev 1.1

邮箱: 2355526548@qq.com

SSD1309

Jul 2011 | P 26/62 |

<sup>(1)</sup> V<sub>CC</sub> should be kept float (i.e. disable) when it is OFF.

<sup>&</sup>lt;sup>(2)</sup> Power Pins  $(V_{DD}, V_{CC})$  can never be pulled to ground under any circumstance.

 $<sup>^{(3)}</sup>$  The register values are reset after  $t_1$ .

 $<sup>^{(4)}</sup>$   $V_{DD}$  should not be Power OFF before  $V_{CC}$  Power OFF.

# **9** Command Table

(D/C#=0, R/W#(WR#)=0, E(RD#=1) unless specific setting is stated)

# 9.1 Fundamental Command Table

**Table 9-1: Fundamental Command Table** 

| 1. Fu | ndament | tal Co    | mma       | and T     | able      |           |       |       |       |                   |  |
|-------|---------|-----------|-----------|-----------|-----------|-----------|-------|-------|-------|-------------------|--|
| D/C#  | Hex     | <b>D7</b> | <b>D6</b> | <b>D5</b> | <b>D4</b> | <b>D3</b> | D2    | D1    | D0    | Command           | Description  |
| 0     | 81      | 1         | 0         | 0         | 0         | 0         | 0     | 0     | 1     | Set Contrast      | Double byte command to select 1 out of 256   |
| 0     | A[7:0]  | $A_7$     | $A_6$     | $A_5$     | $A_4$     | $A_3$     | $A_2$ | $A_1$ | $A_0$ | Control           | contrast steps. Contrast increases as the value  |
|       |         |           |           |           |           |           |       |       |       |                   | increases.   |
|       |         |           |           |           |           |           |       |       |       |                   | (RESET = 7Fh)  |
| 0     | A4/A5   | 1         | 0         | 1         | 0         | 0         | 1     | 0     | $X_0$ | Entire Display ON | A4h, X <sub>0</sub> =0b: Resume to RAM content display   |
|       |         |           |           |           |           |           |       |       |       |                   | (RESET)  |
|       |         |           |           |           |           |           |       |       |       |                   | Output follows RAM content   |
|       |         |           |           |           |           |           |       |       |       |                   | A5h, X <sub>0</sub> =1b: Entire display ON   |
|       |         |           |           |           |           |           |       |       |       |                   | Output ignores RAM content   |
| 0     | A6/A7   | 1         | 0         | 1         | 0         | 0         | 1     | 1     | $X_0$ | Set               | A6h, X[0]=0b: Normal display (RESET)   |
|       |         |           |           |           |           |           |       |       |       | Normal/Inverse    | 0 in RAM: OFF in display panel   |
|       |         |           |           |           |           |           |       |       |       | Display           | 1 in RAM: ON in display panel  |
|       |         |           |           |           |           |           |       |       |       |                   | A7h, X[0]=1b: Inverse display  |
|       |         |           |           |           |           |           |       |       |       |                   | 0 in RAM: ON in display panel  |
|       |         |           |           |           |           |           |       |       |       |                   | 1 in RAM: OFF in display panel   |
| 0     | AE/AF   | 1         | 0         | 1         | 0         | 1         | 1     | 1     | $X_0$ | Set Display       | AEh, X[0]=0b:Display OFF (sleep mode) (RESET)  |
|       |         |           |           |           |           |           |       |       |       | ON/OFF            | LEI MAN AL DE LA CONTRACTOR LA |
|       |         |           |           |           |           |           |       |       |       |                   | AFh X[0]=1b:Display ON in normal mode  |
|       |         |           |           |           | _         |           |       |       |       |                   |  |
| 0     | E3      | 1         | 1         | 1         | 0         | 0         | 0     | 1     | 1     | NOP               | Command for no operation   |
| 0     | FD      | 1         | 1         | 1         | 1         | 1         | 1     | 0     | 1     | Set Command       | A[2]: MCU protection status.   |
| 0     | A[2]    | 0         | 0         | 0         | 1         | 0         | $A_2$ | 1     | 0     | Lock              |  |
|       |         |           |           |           |           |           |       |       |       |                   | A[2] = 0b, Unlock OLED driver IC MCU interface   |
|       |         |           |           |           |           |           |       |       |       |                   | from entering command (RESET)  |
|       |         |           |           |           |           |           |       |       |       |                   | A[2] = 1b, Lock OLED driver IC MCU interface   |
|       |         |           |           |           |           |           |       |       |       |                   | from entering command  |
|       |         |           |           |           |           |           |       |       |       |                   | Note   |
|       |         |           |           |           |           |           |       |       |       |                   | (1) The locked OLED driver IC MCU interface  |
|       |         |           |           |           |           |           |       |       |       |                   | prohibits all commands and memory access except  |
|       |         |           |           |           |           |           |       |       |       |                   | the FDh command  |
|       |         |           |           |           |           |           |       |       |       |                   |  |

SSD1309 | Rev 1.1 | P 27/62 | Jul 2011

# 9.2 Scrolling Command Table

**Table 9-2: Scrolling Command Table** 

| 2. Scr                               | olling ( | Comm           | nand '         | Table          |                       |                       |       |                |                |              |  |
|--------------------------------------|----------|----------------|----------------|----------------|-----------------------|-----------------------|-------|----------------|----------------|--------------|--|
|                                      | Hex      | D7             | D6             | D5             | D4                    | D3                    | D2    | D1             | D0             | Command      | Description  |
| $\frac{\mathbf{D}/\mathbf{C}\pi}{0}$ | 26/27    | 0              | 0              |                | 0                     | 0                     | 1     |                | $X_0$          | Continuous   | 26h, X[0]=0, Right Horizontal Scroll                 |
|                                      |          |                |                | 1              |                       |                       |       | 1              |                |              | 27h, X[0]=1, Left Horizontal Scroll                  |
| 0                                    | A[7:0]   | 0              | 0              | 0              | 0                     | 0                     | 0     | 0              |                | Horizontal   | 2/II, A[0]=1, Left Horizontal Scion                  |
| 0                                    | B[2:0]   | *              | *              | *              | *                     | *                     | $B_2$ | $B_1$          | $\mathrm{B}_0$ | Scroll Setup |  |
| 0                                    | C[2:0]   | *              | *              | *              | *                     | *                     | $C_2$ | $C_1$          | $C_0$          |              | A.F.Z. 0.1 . D                                       |
| 0                                    | D[2:0]   | *              | *              | *              | *                     | *                     | $D_2$ | $D_1$          | $D_0$          |              | A[7:0]: Dummy byte (Set as 00h)                      |
| 0                                    | E[7:0]   | 0              | 0              | 0              | 0                     | 0                     | 0     | 0              | 0              |              | Horizontal scroll by 1 column                        |
| 0                                    | F[7:0]   | $F_7$          | $F_6$          | $F_5$          | F <sub>4</sub>        | $F_3$                 | $F_2$ | $\mathbf{F}_1$ | $F_0$          |              |  |
| 0                                    | G[7:0]   | $G_7$          | $G_6$          | $G_5$          | $G_4$                 | $G_3$                 | $G_2$ | $G_1$          | $G_0$          |              |  |
| 0                                    | U[7.0]   | $\mathbf{U}_7$ | U <sub>6</sub> | U <sub>5</sub> | <b>U</b> <sub>4</sub> | <b>U</b> <sub>3</sub> | $G_2$ | $O_1$          | $\mathbf{G}_0$ |              | B[2:0] : Define start page address                   |
|                                      |          |                |                |                |                       |                       |       |                |                |              | 000b – PAGE0 011b – PAGE3   110b – PAGE6             |
|                                      |          |                |                |                |                       |                       |       |                |                |              | 001b – PAGE1 100b – PAGE4 111b – PAGE7               |
|                                      |          |                |                |                |                       |                       |       |                |                |              | 010b – PAGE2 101b – PAGE5                            |
|                                      |          |                |                |                |                       |                       |       |                |                |              | 0100-1AGL2 1010-1AGL3                                |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      |          |                |                |                |                       |                       |       |                |                |              | C[2:0] : Set time interval between each scroll step  |
|                                      |          |                |                |                |                       |                       |       |                |                |              | in terms of frame frequency                          |
|                                      |          |                |                |                |                       |                       |       |                |                |              | 000b – 5 frames 100b – 2 frames                      |
|                                      |          |                |                |                |                       |                       |       |                |                |              | 001b – 64 frames 101b – 3 frames                     |
|                                      |          |                |                |                |                       |                       |       |                |                |              | 010b – 128 frames 110b – 4 frames                    |
|                                      |          |                |                |                |                       |                       |       |                |                |              | 011b – 256 frames 111b – 1 frames                    |
|                                      |          |                |                |                |                       |                       |       |                |                |              | 0110 200 114110 1110 114110                          |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      |          |                |                |                |                       |                       |       |                |                |              | D[2:0]: Define and nego address                      |
|                                      |          |                |                |                |                       |                       |       |                |                |              | D[2:0]: Define end page address                      |
|                                      |          |                |                |                |                       |                       |       |                |                |              | 000b – PAGE0 011b – PAGE3 110b – PAGE6               |
|                                      |          |                |                |                |                       |                       |       |                |                |              | 001b – PAGE1 100b – PAGE4 111b – PAGE7               |
|                                      |          |                |                |                |                       |                       |       |                |                |              | 010b – PAGE2 101b – PAGE5                            |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      |          |                |                |                |                       |                       |       |                |                |              | E[7:0] : Dummy byte (Set as 00h)                     |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      |          |                |                |                |                       |                       |       |                |                |              | F[7:0]: Define the start column (RESET = 00h)        |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      |          |                |                |                |                       |                       |       |                |                |              | G[7:0]: Define the end column address (RESET =       |
|                                      |          |                |                |                |                       |                       |       |                |                |              | 7Fh)   |
|                                      |          |                |                |                |                       |                       |       |                |                |              | , '  |
|                                      |          |                |                |                |                       |                       |       |                |                |              | Notes:   |
|                                      |          |                |                |                |                       |                       |       |                |                |              | (1) The value of D[2:0] must be larger than or equal |
|                                      |          |                |                |                |                       |                       |       |                |                |              | to B[2:0]  |
|                                      |          |                |                |                |                       |                       |       |                |                |              | (2) The value of G[7:0] must be larger than or equal |
|                                      |          |                |                |                |                       |                       |       |                |                |              | to E[7:0]  |
|                                      |          |                |                |                |                       |                       |       |                |                |              | to F[7:0]  |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      |          |                |                |                |                       |                       |       |                |                |              |  |
|                                      | 1        |                | i              | 1              | 1                     |                       | i     |                | 1              | 1            |  |

 Jul 2011
 P 28/62
 Rev 1.1
 SSD1309

| 2 50                            | alling (                           | Jomm             | and T | Fabla      |                   |                  |   |   |             |   |   |
|---------------------------------|------------------------------------|------------------|-------|------------|-------------------|------------------|---|---|-------------|---|---|
|                                 |                                    |                  |       |            | D4                | D3               | D2  | D1  | Du          | Command   | Description   |
| 0<br>0<br>0<br>0<br>0<br>0<br>0 | Polling (Page 1972)    Hex   29/2A | D7 0 * * * F7 G7 | 100   | Pable   D5 | D4 0 * * E4 F4 G4 | 1 * * * E3 F3 G3 | B <sub>2</sub> C <sub>2</sub> D <sub>2</sub> E <sub>2</sub> F <sub>2</sub> G <sub>2</sub> | D1  X <sub>1</sub> *  B <sub>1</sub> C <sub>1</sub> D <sub>1</sub> E <sub>1</sub> F <sub>1</sub> G <sub>1</sub> | $X_0$ $A_0$ | Command Continuous Vertical and Horizontal Scroll Setup | $\begin{array}{c} \textbf{Description} \\ 29h, X_1X_0=01b: \text{Vertical and Right Horizontal} \\ \text{Scroll} \\ 2\text{Ah, } X_1X_0=10b: \text{Vertical and Left Horizontal} \\ \text{Scroll} \\ A[0]: \text{Set number of column scroll offset} \\ 0b \text{ No horizontal scroll} \\ 1b \text{ Horizontal scroll by 1 column} \\ B[2:0]: \text{Define start page address} \\ \hline 000b - \text{PAGE0}[011b - \text{PAGE3}] 110b - \text{PAGE6} \\ \hline 001b - \text{PAGE1}[100b - \text{PAGE4}] 111b - \text{PAGE7} \\ \hline 010b - \text{PAGE2}[101b - \text{PAGE5}] \\ \hline \text{C}[2:0]: \text{Set time interval between each scroll step} \\ \text{in terms of frame frequency} \\ \hline \hline 000b - 5 \text{ frames} & 100b - 2 \text{ frames} \\ \hline 001b - 64 \text{ frames} & 101b - 3 \text{ frames} \\ \hline 010b - 128 \text{ frames} & 110b - 4 \text{ frames} \\ \hline 010b - 128 \text{ frames} & 111b - 1 \text{ frames} \\ \hline \hline 010b - 256 \text{ frames} & 111b - 1 \text{ frames} \\ \hline \hline 000b - \text{PAGE0}[011b - \text{PAGE3}] 110b - \text{PAGE6} \\ \hline 001b - \text{PAGE1}[100b - \text{PAGE4}] 111b - \text{PAGE7} \\ \hline 010b - \text{PAGE2}[101b - \text{PAGE5}] \\ \hline \text{E}[5:0]: \text{Vertical scrolling offset} \\ \text{e.g. E}[5:0] = 01\text{h refer to offset} = 1 \text{ row} \\ \hline \text{E}[5:0] = 3\text{Fh refer to offset} = 63 \text{ rows} \\ \hline \text{F}[7:0]: \text{Define the start column (RESET} = 00\text{h}) \\ \hline \text{G}[7:0]: \text{Define the end column address (RESET} = 7\text{Fh}) \\ \hline \textbf{Note} \\ \text{(1)} \text{ The value of D}[2:0] \text{ must be larger than or equal to B}[2:0] \\ \text{(2)} \text{ The value of G}[7:0] \text{ must be larger than or equal to F}[7:0] \\ \hline \end{array}$ |
| 0                               | 2E                                 | 0                | 0     | 1          | 0                 | 1                | 1   | 1   | 0           | Deactivate<br>scroll                                    | (1) The value of D[2:0] must be larger than or equal to B[2:0] (2) The value of G[7:0] must be larger than or equal   |

**SSD1309** Rev 1.1 P 29/62 Jul 2011

| 2. Sc | rolling (              | Comm  | nand '                   | Table                           |                                       |                                       |                                       |  |    |                             |   |
|-------|------------------------|-------|--------------------------|---------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|--|----|-----------------------------|---|
|       | Hex                    | D7    | D6                       | D5                              | <b>D4</b>                             | D3                                    | <b>D2</b>                             | D1                                       | D0 | Command                     | Description   |
| 0     | 2F                     | 0     | 0                        | 1                               | 0                                     | 1                                     | 1                                     | 1  |    | Activate scroll             | Start scrolling that is configured by the scrolling setup commands: 26h/27h/29h/2Ah with the following valid sequences:  Valid command sequence 1: 26h; 2Fh. Valid command sequence 2: 27h; 2Fh. Valid command sequence 3: 29h; 2Fh. Valid command sequence 4: 2Ah; 2Fh.  For example, if "26h; 2Ah; 2Fh." commands are issued, the setting in the last scrolling setup command, i.e. 2Ah in this case, will be executed. In other words, setting in the last scrolling setup command overwrites the setting in the previous scrolling setup commands.  |
| 0 0 0 | A3<br>A[5:0]<br>B[6:0] | 1 * * | 0<br>*<br>B <sub>6</sub> | 1 A <sub>5</sub> B <sub>5</sub> | 0<br>A <sub>4</sub><br>B <sub>4</sub> | 0<br>A <sub>3</sub><br>B <sub>3</sub> | 0<br>A <sub>2</sub><br>B <sub>2</sub> | $\begin{matrix} 1\\A_1\\B_1\end{matrix}$ |    | Set Vertical<br>Scroll Area | A[5:0]: Set No. of rows in top fixed area. The No. of rows in top fixed area is referenced to the top of the GDDRAM (i.e. row 0). [RESET = 0]  B[6:0]: Set No. of rows in scroll area. This is the number of rows to be used for vertical scrolling. The scroll area starts in the first row below the top fixed area. [RESET = 64]  Note  (1) A[5:0]+B[6:0] <= MUX ratio (2) B[6:0] <= MUX ratio (3a) Vertical scrolling offset (E[5:0] in 29h/2Ah) < B[6:0] (3b) Set Display Start Line (X <sub>3</sub> X <sub>4</sub> X <sub>3</sub> X <sub>2</sub> X <sub>1</sub> X <sub>0</sub> of 40h~7Fh) < B[6:0] (4) The last row of the scroll area shifts to the first row of the scroll area. (5) For 64d MUX display A[5:0] = 0, B[6:0] = 64: whole area scrolls A[5:0] = 0, B[6:0] < 64: top area scrolls A[5:0] + B[6:0] < 64: central area scrolls A[5:0] + B[6:0] = 64: bottom area scrolls (6) When vertical scrolling is enabled by command 29h / 2Ah, the vertical scroll area is defined by this command |

 Jul 2011
 P 30/62
 Rev 1.1
 SSD1309

| 2. Scr       | olling ( | Comn      | and '     | <b>Table</b> |           |           |           |                  |                           |                |   |
|--------------|----------|-----------|-----------|--------------|-----------|-----------|-----------|------------------|---------------------------|----------------|---|
| <b>D/C</b> # | Hex      | <b>D7</b> | <b>D6</b> | <b>D5</b>    | <b>D4</b> | <b>D3</b> | <b>D2</b> | D1               | D0                        | Command        | Description   |
| 0            | 2C/2D    | 0         | 0         | 1            | 0         | 1         | 1         | 0                | $X_0$                     | Content Scroll | 2Ch, X[0]=0, Right Horizontal Scroll by one             |
| 0            | A[7:0]   | 0         | 0         | 0            | 0         | 0         | 0         | 0                | 0                         | Setup          | column  |
| 0            | B[2:0]   | *         | *         | *            | *         | *         | $B_2$     | $B_1$            | $\mathrm{B}_{\mathrm{0}}$ |                |   |
| 0            | C[7:0]   |           | 0         | 0            | 0         | 0         | 0         | 0                | 1                         |                | 2Dh, X[0]=1, Left Horizontal Scroll by one column       |
| 0            | D[2:0]   |           | *         | *            | *         | *         | $D_2$     | $D_1$            | $D_0$                     |                | 1.55.03. 5  |
| 0            | E[7:0]   | 0         | 0         | 0            | 0         | 0         | 0         | 0                | 0                         |                | A[7:0]: Dummy byte (Set as 00h)                         |
| 0            | F[7:0]   | $F_7$     | $F_6$     | $F_5$        | $F_4$     | $F_3$     | $F_2$     | $\mathbf{F}_{1}$ | $F_0$                     |                | Horizontal scroll by 1 column                           |
| 0            | G[7:0]   | $G_7$     | $G_6$     | $G_5$        | $G_4$     | $G_3$     | $G_2$     | $G_1$            | $G_0$                     |                | B[2:0] : Define start page address                      |
|              |          |           |           |              |           |           |           |                  |                           |                | 000b – PAGE0 011b – PAGE3 110b – PAGE6                  |
|              |          |           |           |              |           |           |           |                  |                           |                | 001b – PAGE1 100b – PAGE4 111b – PAGE7                  |
|              |          |           |           |              |           |           |           |                  |                           |                | 010b - PAGE2 101b - PAGE5                               |
|              |          |           |           |              |           |           |           |                  |                           |                | 0100 111022 1010 111025                                 |
|              |          |           |           |              |           |           |           |                  |                           |                | C[7:0] : Dummy byte (Set as 01h)                        |
|              |          |           |           |              |           |           |           |                  |                           |                |   |
|              |          |           |           |              |           |           |           |                  |                           |                | D[2:0] : Define end page address                        |
|              |          |           |           |              |           |           |           |                  |                           |                | 000b – PAGE0 011b – PAGE3   110b – PAGE6                |
|              |          |           |           |              |           |           |           |                  |                           |                | 001b – PAGE1 100b – PAGE4 111b – PAGE7                  |
|              |          |           |           |              |           |           |           |                  |                           |                | 010b – PAGE2   101b – PAGE5                             |
|              |          |           |           |              |           |           |           |                  |                           |                |   |
|              |          |           |           |              |           |           |           |                  |                           |                | E[7:0] : Dummy byte (Set as 00h)                        |
|              |          |           |           |              |           |           |           |                  |                           |                | F[7:0] : Define the start column (RESET = 00h)          |
|              |          |           |           |              |           |           |           |                  |                           |                |   |
|              |          |           |           |              |           |           |           |                  |                           |                | G[7:0] : Define the end column address (RESET =         |
|              |          |           |           |              |           |           |           |                  |                           |                | 7Fh)  |
|              |          |           |           |              |           |           |           |                  |                           |                | Note  |
|              |          |           |           |              |           |           |           |                  |                           |                | (1) The value of D[2:0] must be larger than or equal to |
|              |          |           |           |              |           |           |           |                  |                           |                | B[2:0]  |
|              |          |           |           |              |           |           |           |                  |                           |                | (2) The value of G[7:0] must be larger than F[7:0]      |
|              |          |           |           |              |           |           |           |                  |                           |                | The value of $O[7.0]$ must be larger than $I[7.0]$      |
|              |          |           |           |              |           |           |           |                  |                           |                | $^{(3)}$ A delay time of $2/FrameFreq$ must be set if   |
|              |          |           |           |              |           |           |           |                  |                           |                | sending the command of 2Ch / 2Dh consecutively.         |
|              |          |           |           |              |           |           |           |                  |                           |                | pending the command of 2011 / 2Dif consecutivery.       |
| ı            |          | l         | l         | l            | l         |           |           |                  | I                         |                |   |

Note
(1) "\*" stands for "Don't care".

SSD1309 Rev 1.1 P 31/62 Jul 2011

# 9.3 Addressing Setting Command Table

**Table 9-3: Addressing Setting Command Table** 

| 3. Ac | dressing         | Setti          | ng C           | omm            | and T          | <b>Table</b>   |  |                               |   |   |   |
|-------|------------------|----------------|----------------|----------------|----------------|----------------|--|-------------------------------|---|---|---|
| D/C#  | Hex              | <b>D7</b>      | D6             | <b>D</b> 5     | D4             | D3             | D2                                     | D1                            | D0                                      | Command   | Description   |
| 0     | 00~0F            | 0              | 0              | 0              | 0              | X <sub>3</sub> | X <sub>2</sub>                         | X <sub>1</sub>                | X <sub>0</sub>                          | Set Lower Column<br>Start Address for<br>Page Addressing<br>Mode  | Set the lower nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET.  |
|       |                  |                |                |                |                |                |  |                               |   |   | Note  (1) This command is only for page addressing mode   |
| 0     | 10~1F            | 0              | 0              | 0              | 1              | X <sub>3</sub> | X <sub>2</sub>                         | X <sub>1</sub>                | $X_0$                                   | Set Higher<br>Column Start<br>Address for Page<br>Addressing Mode | Set the higher nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET. |
|       |                  |                |                |                |                |                |  |                               |   |   | Note (1) This command is only for page addressing mode  |
|       | 20<br>A[1:0]     | 0 *            | 0 *            | 1 *            | 0 *            | 0 *            | 0 *                                    | 0<br>A <sub>1</sub>           | 0<br>A <sub>0</sub>                     | Set Memory<br>Addressing Mode                                     | A[1:0] = 00b, Horizontal Addressing Mode<br>A[1:0] = 01b, Vertical Addressing Mode<br>A[1:0] = 10b, Page Addressing Mode (RESET)<br>A[1:0] = 11b, Invalid                       |
| 0     | 21               | 0              | 0              | 1              | 0              | 0              | 0                                      | 0                             | 1                                       | Set Column  | Setup column start and end address  |
|       | A[7:0]           | $A_7$          | $A_6$          | $A_5$          | $A_4$          | $A_3$          | $A_2$                                  | $\mathbf{A}_1$                | $A_0$                                   | Address   | A[7:0]: Column start address, range: 0-127d,  |
|       | B[7:0]           | B <sub>7</sub> | B <sub>6</sub> | B <sub>5</sub> | B <sub>4</sub> | B <sub>3</sub> | B <sub>2</sub>                         | B <sub>1</sub>                | B <sub>0</sub>                          |   | (RESET=0d)  B[7:0]: Column end address, range : 0-127d,   |
|       | 22               | 0              | 0              | 1              | 0<br>*         | 0              | 0                                      | 1                             | 0                                       | Set Page Address  | Setup page start and end address  |
|       | A[2:0]<br>B[2:0] | *              | *              | *              | *              | *              | $egin{array}{c} A_2 \ B_2 \end{array}$ | $\mathbf{A}_1$ $\mathbf{B}_1$ | $egin{array}{c} A_0 \\ B_0 \end{array}$ |   | A[2:0] : Page start Address, range : 0-7d,<br>(RESET = 0d)  |
|       |                  |                |                |                |                |                |  |                               |   |   | B[2:0]: Page end Address, range: 0-7d, (RESET = 7d)  Note  (1) This command is only for horizontal or vertical addressing mode.   |
| 0     | B0~B7            | 1              | 0              | 1              | 1              | 0              | X <sub>2</sub>                         | X <sub>1</sub>                | $X_0$                                   | Set Page Start<br>Address for Page<br>Addressing Mode             | Set GDDRAM Page Start Address (PAGE0~PAGE7) for Page Addressing Mode using X[2:0].  Note  |
|       |                  |                |                |                |                |                |  |                               |   |   | (1) This command is only for page addressing mode   |

 Jul 2011
 P 32/62
 Rev 1.1
 SSD1309

# 9.4 Hardware Configuration (Panel resolution & layout related) Command Table

Table 9-4: Hardware Configuration (Panel resolution & layout related) Command Table

| 4. Ha | rdware (     | Config | gurat | ion (I                | Panel               | resol               | ution               | & lay               | out r               | elated) Command                           | Table   |
|-------|--------------|--------|-------|-----------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---|---|
| D/C#  |              |        |       |                       |                     |                     |                     |                     | D0                  |   | Description   |
| 0     | 40~7F        | 0      | 1     | X <sub>5</sub>        | X <sub>4</sub>      | X <sub>3</sub>      | X <sub>2</sub>      | X <sub>1</sub>      | X <sub>0</sub>      |   | Set display RAM display start line register from 0-63 using $X_5X_3X_2X_1X_0$ . Display start line register is reset to 000000b during RESET.                                   |
| 0     | A0/A1        | 1      | 0     | 1                     | 0                   | 0                   | 0                   | 0                   | $X_0$               | Set Segment Re-<br>map                    | A0h, X[0]=0b: column address 0 is mapped to SEG0 (RESET)  A1h, X[0]=1b: column address 127 is mapped to SEG0  |
| 0     | A8           | 1      | 0     | 1                     | 0                   | 1                   | 0                   | 0                   | 0                   | Set Multiplex                             | Set MUX ratio to N+1 MUX  |
|       | A[5:0]       | *      | *     | <b>A</b> <sub>5</sub> | $A_4$               | A <sub>3</sub>      | A <sub>2</sub>      | $A_1$               | $A_0$               | Ratio                                     | N=A[5:0]: from 16MUX to 64MUX,<br>RESET= 111111b (i.e. 63d, 64MUX)<br>A[5:0] from 0 to 14 are invalid entry.  |
| 0     | C0/C8        | 1      | 1     | 0                     | 0                   | X <sub>3</sub>      | 0                   | 0                   | 0                   | Set COM Output<br>Scan Direction          | C0h, X[3]=0b: normal mode (RESET) Scan from COM0 to COM[N -1]  C8h, X[3]=1b: remapped mode. Scan from COM[N-1] to COM0  Where N is the Multiplex ratio.                         |
|       | D3<br>A[5:0] | 1 *    | 1 *   | 0<br>A <sub>5</sub>   | 1<br>A <sub>4</sub> | 0<br>A <sub>3</sub> | 0<br>A <sub>2</sub> | 1<br>A <sub>1</sub> | 1<br>A <sub>0</sub> | Set Display Offset                        | Set vertical shift by COM from 0d~63d<br>The value is reset to 00h after RESET.   |
|       | DA<br>A[5:4] | 1 0    | 1 0   | 0<br>A <sub>5</sub>   | 1<br>A <sub>4</sub> | 1 0                 | 0 0                 | 1 1                 | 0 0                 | Set COM Pins<br>Hardware<br>Configuration | A[4]=0b, Sequential COM pin configuration A[4]=1b (RESET), Alternative COM pin configuration A[5]=0b (RESET), Disable COM Left/Right remap A[5]=1b, Enable COM Left/Right remap |
|       | DC<br>A[1:0] | 1 0    | 1 0   | 0 0                   | 1 0                 | 1 0                 | 1 0                 | 0<br>A <sub>1</sub> | 0<br>A <sub>0</sub> | Set GPIO                                  | A[1:0] GPIO: 00 pin HiZ, Input disabled 01 pin HiZ, Input enabled 10 pin output LOW [RESET] 11 pin output HIGH  |

**SSD1309** | Rev 1.1 | P 33/62 | Jul 2011

#### Timing & Driving Scheme Setting Command Table 9.5

Table 9-5: Timing & Driving Scheme Setting Command Table

| 5. Ti | ming & D | rivin | g Scl | heme  | Setti | ng Co | omma  | nd T  | able  |                       |  |
|-------|----------|-------|-------|-------|-------|-------|-------|-------|-------|-----------------------|--|
| 0     | D5       | 1     | 1     | 0     | 1     | 0     | 1     | 0     | 1     | Set Display Clock     | A[3:0] : Define the divide ratio (D) of the display  |
| 0     | A[7:0]   | $A_7$ | $A_6$ | $A_5$ | $A_4$ | $A_3$ | $A_2$ | $A_1$ | $A_0$ | Divide                | clocks (DCLK):   |
|       |          |       |       |       |       |       |       |       |       | Ratio/Oscillator      | Divide ratio= A[3:0] + 1, RESET is 0000b   |
|       |          |       |       |       |       |       |       |       |       | Frequency             | (divide ratio = 1)   |
|       |          |       |       |       |       |       |       |       |       |                       | A[7:4]: Set the Oscillator Frequency, F <sub>OSC</sub> . Oscillator Frequency increases with the value of A[7:4] and vice versa. RESET is 0111b  Range:0000b~1111b Frequency increases as setting value increases. |
| 0     | D9       | 1     | 1     | 0     | 1     | 1     | 0     | 0     | 1     | Set Pre-charge        | A[3:0]: Phase 1 period of up to 15 DCLK  |
| 0     | A[7:0]   | $A_7$ | $A_6$ | $A_5$ | $A_4$ | $A_3$ | $A_2$ | $A_1$ |       | Period                | Clock 0 is invalid entry   |
|       | . ,      |       |       |       |       |       |       | _     |       |                       | (RESET=2h)   |
|       |          |       |       |       |       |       |       |       |       |                       |  |
|       |          |       |       |       |       |       |       |       |       |                       | A[7:4]: Phase 2 period of up to 15 DCLK  |
|       |          |       |       |       |       |       |       |       |       |                       | Clock 0 is invalid entry   |
|       |          |       |       |       |       |       |       |       |       |                       | (RESET=2h)   |
|       |          |       |       |       |       |       |       |       |       |                       |  |
|       | DB       | 1     | 1     | 0     | 1     | 1     | 0     | 1     |       | Set V <sub>COMH</sub> | A[5:2] Hex code V <sub>COMH</sub> deselect level   |
| 0     | A[5:2]   | 0     | 0     | $A_5$ | $A_4$ | $A_3$ | $A_2$ | 0     | 0     | Deselect Level        | 0000b 00h ~ 0.64 x V <sub>CC</sub>   |
|       |          |       |       |       |       |       |       |       |       |                       | $\begin{array}{ c c c c c c c c c c c c c c c c c c c$   |
|       |          |       |       |       |       |       |       |       |       |                       | 1111b 3Ch ~ 0.84 x V <sub>CC</sub>   |
|       |          |       |       |       |       |       |       |       |       |                       | 1 1 1 1 1 1 1 1  |
|       |          |       |       |       |       |       |       |       |       |                       |  |

Note
(2) "\*" stands for "Don't care".

电话:18923720150

Jul 2011 | P 34/62 | Rev 1.1

邮箱:2355526548@qq.com

SSD1309

Table 9-6: Read Command Table

| Bit Pattern                | Command              | Descrip | otion                                    |
|----------------------------|----------------------|---------|--|
| $D_7D_6D_5D_4D_3D_2D_1D_0$ | Status Register Read | D[7]:   | Reserved                                 |
|                            |                      | D[6]:   | "1" for display OFF / "0" for display ON |
|                            |                      | D[5]:   | Reserved                                 |
|                            |                      | D[4]:   | Reserved                                 |
|                            |                      | D[3]:   | Reserved                                 |
|                            |                      | D[2]:   | Reserved                                 |
|                            |                      | D[1] :  | Reserved                                 |
|                            |                      | D[0]:   | Reserved                                 |

#### Note

#### 9.6 Data Read / Write

To read data from the GDDRAM, select HIGH for both the R/W# (WR#) pin and the D/C# pin for 6800-series parallel mode and select LOW for the E (RD#) pin and HIGH for the D/C# pin for 8080-series parallel mode. No data read is provided in serial mode operation.

In normal data read mode the GDDRAM column address pointer will be increased automatically by one after each data read.

Also, a dummy read is required before the first data read.

To write data to the GDDRAM, select LOW for the R/W# (WR#) pin and HIGH for the D/C# pin for both 6800-series parallel mode and 8080-series parallel mode. The serial interface mode is always in write mode. The GDDRAM column address pointer will be increased automatically by one after each data write.

**Table 9-7: Address increment table (Automatic)** 

| D/C# | R/W# (WR#) | Comment       | Address Increment |
|------|------------|---------------|-------------------|
| 0    | 0          | Write Command | No                |
| 0    | 1          | Read Status   | No                |
| 1    | 0          | Write Data    | Yes               |
| 1    | 1          | Read Data     | Yes               |

**SSD1309** | Rev 1.1 | P 35/62 | Jul 2011

<sup>(1)</sup> Patterns other than those given in the Command Table are prohibited to enter the chip as a command; as unexpected results can occur.

### 10 COMMAND DESCRIPTIONS

# 10.1 Set Lower Column Start Address for Page Addressing Mode (00h~0Fh)

This command specifies the lower nibble of the 8-bit column start address for the display data RAM under Page Addressing Mode. The column address will be incremented by each data access. Refer to Section 9.3 and Section 10.3 for details.

#### 10.2 Set Higher Column Start Address for Page Addressing Mode (10h~1Fh)

This command specifies the higher nibble of the 8-bit column start address for the display data RAM under Page Addressing Mode. The column address will be incremented by each data access. Refer to Section 9.3 and Section 10.3 for details.

# 10.3 Set Memory Addressing Mode (20h)

There are 3 different memory addressing mode in SSD1309: page addressing mode, horizontal addressing mode and vertical addressing mode. This command sets the way of memory addressing into one of the above three modes. In there, "COL" means the graphic display data RAM column.

#### Page addressing mode (A[1:0]=10xb)

In page addressing mode, after the display RAM is read / written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and page address pointer is not changed. Users have to set the new page and column addresses in order to access the next page RAM content. The sequence of movement of the PAGE and column address point for page addressing mode is shown in Figure 10-1.

 COL0
 COL 1
 .....
 COL 126
 COL 127

 PAGE0
 →
 →
 →
 →
 →

 PAGE1
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →
 →


Figure 10-1: Address Pointer Movement of Page addressing mode

In normal display data RAM read or write and page addressing mode, the following steps are required to define the starting RAM access pointer location:

- Set the page start address of the target display location by command B0h to B7h.
- Set the lower start column address of pointer by command 00h~0Fh.
- Set the upper start column address of pointer by command 10h~1Fh.

For example, if the page address is set to B2h, lower column address is 03h and upper column address is 10h, then that means the starting column is SEG3 of PAGE2. The RAM access pointer is located as shown in Figure 10-2. The input data byte will be written into RAM position of column 3.

 $Figure\ 10\text{--}2: Example\ of\ GDDRAM\ access\ pointer\ setting\ in\ Page\ Addressing\ Mode\ (No\ row\ and\ column-to-page\ Addressing\ Mode\ (No\ row\ and\ and\ row\ and\ and\ row\ and\ row\ and\ and\ and\ row\ and\ an$ 



Jul 2011 | P 36/62 | Rev 1.1 | SSD1309

## Horizontal addressing mode (A[1:0]=00b)

In horizontal addressing mode, after the display RAM is read / written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and page address pointer is increased by 1. The sequence of movement of the page and column address point for horizontal addressing mode is shown in Figure 10-3. When both column and page address pointers reach the end address, the pointers are reset to column start address and page start address (Dotted line in Figure 10-3.)


Figure 10-3: Address Pointer Movement of Horizontal addressing mode

|  | <b>COL 127</b> |
|--|----------------|
|  | <b>†</b>       |
|  | Î              |
|  | 1              |
|  | Î              |
|  | 1              |
|  |                |

#### Vertical addressing mode: (A[1:0]=01b)

In vertical addressing mode, after the display RAM is read / written, the page address pointer is increased automatically by 1. If the page address pointer reaches the page end address, the page address pointer is reset to page start address and column address pointer is increased by 1. The sequence of movement of the page and column address point for vertical addressing mode is shown in Figure 10-4. When both column and page address pointers reach the end address, the pointers are reset to column start address and page start address (Dotted line in Figure 10-4.)

Figure 10-4: Address Pointer Movement of Vertical addressing mode



In normal display data RAM read or write and horizontal / vertical addressing mode, the following steps are required to define the RAM access pointer location:

- Set the column start and end address of the target display location by command 21h.
- Set the page start and end address of the target display location by command 22h.

Example is shown in Figure 10-5.

#### 10.4 Set Column Address (21h)

This triple byte command specifies column start address and end address of the display data RAM. This command also sets the column address pointer to column start address. This pointer is used to define the current read/write column address in graphic display data RAM. If horizontal address increment mode is enabled by command 20h, after finishing read/write one column data, it is incremented automatically to the next column address. Whenever the column address pointer finishes accessing the end column address, it is reset back to start column address and the row address is incremented to the next row.

Rev 1.1

SSD1309

电话: 18923720150

P 37/62

Jul 2011

### 10.5 Set Page Address (22h)

This triple byte command specifies page start address and end address of the display data RAM. This command also sets the page address pointer to page start address. This pointer is used to define the current read/write page address in graphic display data RAM. If vertical address increment mode is enabled by command 20h, after finishing read/write one page data, it is incremented automatically to the next page address. Whenever the page address pointer finishes accessing the end page address, it is reset back to start page address.

The figure below shows the way of column and page address pointer movement through the example: column start address is set to 2 and column end address is set to 97, page start address is set to 1 and page end address is set to 2; Horizontal address increment mode is enabled by command 20h. In this case, the graphic display data RAM column accessible range is from column 2 to column 97 and from page 1 to page 2 only. In addition, the column address pointer is set to 2 and page address pointer is set to 1. After finishing read/write one pixel of data, the column address is increased automatically by 1 to access the next RAM location for next read/write operation (*solid line in Figure 10-5*). Whenever the column address pointer finishes accessing the end column 97, it is reset back to column 2 and page address is automatically increased by 1 (*solid line in Figure 10-5*). While the end page 2 and end column 97 RAM location is accessed, the page address is reset back to 1 and the column address is reset back to 2 (*dotted line in Figure 10-5*).

Figure 10-5: Example of Column and Row Address Pointer Movement (LS pin pulled LOW)

#### 10.6 Set Display Start Line (40h~7Fh)

This command sets the Display Start Line register to determine starting address of display RAM, by selecting a value from 0 to 63. With value equal to 0, RAM row 0 is mapped to COM0. With value equal to 1, RAM row 1 is mapped to COM0 and so on. Refer to Table 10-1 for more illustrations.

## 10.7 Set Contrast Control for BANK0 (81h)

This command sets the Contrast Setting of the display. The chip has 256 contrast steps from 00h to FFh. The segment output current increases as the contrast step value increases.

## 10.8 Set Segment Re-map (A0h/A1h)

This command changes the mapping between the display data column address and the segment driver. It allows flexibility in OLED module design. Refer to Section 9.4.

This command only affects subsequent data input. Data already stored in GDDRAM will have no changes.

# 10.9 Entire Display ON (A4h/A5h)

A4h command enable display outputs according to the GDDRAM contents.

If A5h command is issued, then by using A4h command, the display will resume to the GDDRAM contents. In other words, A4h command resumes the display from entire display "ON" stage.

A5h command forces the entire display to be "ON", regardless of the contents of the display data RAM.

Jul 2011 | P 38/62 | Rev 1.1 | SSD1309

### 10.10 Set Normal/Inverse Display (A6h/A7h)

This command sets the display to be either normal or inverse. In normal display a RAM data of 1 indicates an "ON" pixel while in inverse display a RAM data of 0 indicates an "ON" pixel.

## 10.11 Set Multiplex Ratio (A8h)

This command switches the default 64 multiplex mode to any multiplex ratio, ranging from 16 to 64. The output pads COM0~COM63 will be switched to the corresponding COM signal.


## 10.12 Set Display ON/OFF (AEh/AFh)

These single byte commands are used to turn the OLED panel display ON or OFF.

When the display is ON, the selected circuits by Set Master Configuration command will be turned ON. When the display is OFF, those circuits will be turned OFF and the segment and common output are in  $V_{SS}$  state and high impedance state, respectively. These commands set the display to one of the two states:

AEh : Display OFFAFh : Display ON

Figure 10-6: Transition between different modes



### 10.13 Set Page Start Address for Page Addressing Mode (B0h~B7h)

This command positions the page start address from 0 to 7 in GDDRAM under Page Addressing Mode. Refer to Section 10.3 for details.

## 10.14 Set COM Output Scan Direction (C0h/C8h)

This command sets the scan direction of the COM output, allowing layout flexibility in the OLED module design. Additionally, the display will show once this command is issued. For example, if this command is sent during normal display then the graphic display will be vertically flipped immediately. Please refer to Table 10-3 for details.

#### 10.15 Set Display Offset (D3h)

This is a double byte command. The second command specifies the mapping of the display start line to one of COM0~COM63 (assuming that COM0 is the display start line then the display start line register is equal to 0).

For example, to move the COM16 towards the COM0 direction by 16 lines the 6-bit data in the second byte should be given as 010000b. To move in the opposite direction by 16 lines the 6-bit data should be given by 64 - 16, so the second byte would be 100000b. The following two tables (Table 10-1, Table 10-2) show the examples of setting the command C0h/C8h and D3h.

1 1

Rev 1.1

P 39/62

Jul 2011

SSD1309

Table 10-1: Example of Set Display Offset and Display Start Line without Remap

|                  |                | Output         |                |                |                |                |                |                |                |                |                | I              |  |
|------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|--|
|                  |                | 64             |                | 64             |                | 4              |                | 6              |                | 6              |                | 6              | Set MUX ration (A8h)                                   |
| Hardware         |                | rmal<br>0      |                | rmal<br>8      |                | mal<br>O       | Nor            | mai<br>O       | Nor            | rmai<br>8      |                | rmal<br>0      | COM normal / remap (C0h / C8h)<br>Display offset (D3h) |
| pin name         |                | 0              |                | 0              | 8              |                |                | 0              |                | 0              |                | 8              | Display start line (40h - 7Fh)                         |
| COM0             | ROW0           | RAM0           | ROW8           | RAM8           | ROW0           | RAM8           | ROW0           | RAM0           | ROW8           | RAM8           | ROW0           | RAM8           | 1  |
| COM1             | ROW1           | RAM1           | ROW9           | RAM9           | ROW1           | RAM9           | ROW1           | RAM1           | ROW9           | RAM9           | ROW1           | RAM9           |  |
| COM2             | ROW2           | RAM2           | ROW10          | RAM10          | ROW2           | RAM10          | ROW2           | RAM2           | ROW10          | RAM10          | ROW2           | RAM10          |  |
| COM3<br>COM4     | ROW3<br>ROW4   | RAM3<br>RAM4   | ROW11<br>ROW12 | RAM11<br>RAM12 | ROW3<br>ROW4   | RAM11<br>RAM12 | ROW3<br>ROW4   | RAM3<br>RAM4   | ROW11<br>ROW12 | RAM11<br>RAM12 | ROW3<br>ROW4   | RAM11<br>RAM12 |  |
| COM5             | ROW5           | RAM5           | ROW12<br>ROW13 | RAM13          | ROW5           | RAM13          | ROW5           | RAM5           | ROW12<br>ROW13 | RAM13          | ROW5           | RAM13          |  |
| COM6             | ROW6           | RAM6           | ROW14          | RAM14          | ROW6           | RAM14          | ROW6           | RAM6           | ROW14          | RAM14          | ROW6           | RAM14          |  |
| COM7             | ROW7           | RAM7           | ROW15          | RAM15          | ROW7           | RAM15          | ROW7           | RAM7           | ROW15          | RAM15          | ROW7           | RAM15          |  |
| COM8             | ROW8           | RAM8           | ROW16          | RAM16          | ROW8           | RAM16          | ROW8           | RAM8           | ROW16          | RAM16          | ROW8           | RAM16          |  |
| COM9             | ROW9           | RAM9           | ROW17          | RAM17          | ROW9           | RAM17          | ROW9           | RAM9           | ROW17          | RAM17          | ROW9           | RAM17          |  |
| COM10            | ROW10          | RAM10          | ROW18          | RAM18          | ROW10          | RAM18          | ROW10          | RAM10          | ROW18          | RAM18          | ROW10          | RAM18          |  |
| COM11<br>COM12   | ROW11<br>ROW12 | RAM11<br>RAM12 | ROW19<br>ROW20 | RAM19<br>RAM20 | ROW11<br>ROW12 | RAM19<br>RAM20 | ROW11<br>ROW12 | RAM11<br>RAM12 | ROW19<br>ROW20 | RAM19<br>RAM20 | ROW11<br>ROW12 | RAM19<br>RAM20 |  |
| COM13            | ROW12          | RAM13          | ROW20          | RAM21          | ROW12          | RAM21          | ROW12          | RAM13          | ROW20          | RAM21          | ROW12          | RAM21          |  |
| COM14            | ROW14          | RAM14          | ROW22          | RAM22          | ROW14          | RAM22          | ROW14          | RAM14          | ROW22          | RAM22          | ROW14          | RAM22          |  |
| COM15            | ROW15          | RAM15          | ROW23          | RAM23          | ROW15          | RAM23          | ROW15          | RAM15          | ROW23          | RAM23          | ROW15          | RAM23          |  |
| COM16            | ROW16          | RAM16          | ROW24          | RAM24          | ROW16          | RAM24          | ROW16          | RAM16          | ROW24          | RAM24          | ROW16          | RAM24          |  |
| COM17            | ROW17          | RAM17          | ROW25          | RAM25          | ROW17          | RAM25          | ROW17          | RAM17          | ROW25          | RAM25          | ROW17          | RAM25          |  |
| COM18            | ROW18<br>ROW19 | RAM18          | ROW26<br>ROW27 | RAM26          | ROW18<br>ROW19 | RAM26<br>RAM27 | ROW18<br>ROW19 | RAM18          | ROW26<br>ROW27 | RAM26          | ROW18          | RAM26          |  |
| COM19<br>COM20   | ROW19<br>ROW20 | RAM19<br>RAM20 | ROW27<br>ROW28 | RAM27<br>RAM28 | ROW19<br>ROW20 | RAM27<br>RAM28 | ROW19<br>ROW20 | RAM19<br>RAM20 | ROW27<br>ROW28 | RAM27<br>RAM28 | ROW19<br>ROW20 | RAM27<br>RAM28 |  |
| COM21            | ROW20          | RAM21          | ROW28          | RAM29          | ROW20          | RAM29          | ROW20          | RAM21          | ROW29          | RAM29          | ROW20          | RAM29          |  |
| COM22            | ROW22          | RAM22          | ROW30          | RAM30          | ROW22          | RAM30          | ROW22          | RAM22          | ROW30          | RAM30          | ROW22          | RAM30          |  |
| COM23            | ROW23          | RAM23          | ROW31          | RAM31          | ROW23          | RAM31          | ROW23          | RAM23          | ROW31          | RAM31          | ROW23          | RAM31          |  |
| COM24            | ROW24          | RAM24          | ROW32          | RAM32          | ROW24          | RAM32          | ROW24          | RAM24          | ROW32          | RAM32          | ROW24          | RAM32          |  |
| COM25            | ROW25          | RAM25          | ROW33          | RAM33          | ROW25          | RAM33          | ROW25          | RAM25          | ROW33          | RAM33          | ROW25          | RAM33          |  |
| COM26<br>COM27   | ROW26<br>ROW27 | RAM26          | ROW34<br>ROW35 | RAM34          | ROW26<br>ROW27 | RAM34<br>RAM35 | ROW26<br>ROW27 | RAM26<br>RAM27 | ROW34<br>ROW35 | RAM34          | ROW26<br>ROW27 | RAM34          |  |
| COM28            | ROW27<br>ROW28 | RAM27<br>RAM28 | ROW35          | RAM35<br>RAM36 | ROW27<br>ROW28 | RAM36          | ROW27<br>ROW28 | RAM28          | ROW35<br>ROW36 | RAM35<br>RAM36 | ROW27<br>ROW28 | RAM35<br>RAM36 |  |
| COM29            | ROW29          | RAM29          | ROW37          | RAM37          | ROW29          | RAM37          | ROW29          | RAM29          | ROW37          | RAM37          | ROW29          | RAM37          |  |
| COM30            | ROW30          | RAM30          | ROW38          | RAM38          | ROW30          | RAM38          | ROW30          | RAM30          | ROW38          | RAM38          | ROW30          | RAM38          |  |
| COM31            | ROW31          | RAM31          | ROW39          | RAM39          | ROW31          | RAM39          | ROW31          | RAM31          | ROW39          | RAM39          | ROW31          | RAM39          |  |
| COM32            | ROW32          | RAM32          | ROW40          | RAM40          | ROW32          | RAM40          | ROW32          | RAM32          | ROW40          | RAM40          | ROW32          | RAM40          |  |
| COM33            | ROW33          | RAM33          | ROW41          | RAM41          | ROW33          | RAM41          | ROW33          | RAM33          | ROW41          | RAM41          | ROW33          | RAM41          |  |
| COM34<br>COM35   | ROW34<br>ROW35 | RAM34<br>RAM35 | ROW42<br>ROW43 | RAM42<br>RAM43 | ROW34<br>ROW35 | RAM42<br>RAM43 | ROW34<br>ROW35 | RAM34<br>RAM35 | ROW42<br>ROW43 | RAM42<br>RAM43 | ROW34<br>ROW35 | RAM42<br>RAM43 |  |
| COM36            | ROW36          | RAM36          | ROW43          | RAM44          | ROW36          | RAM44          | ROW36          | RAM36          | ROW43          | RAM44          | ROW36          | RAM44          |  |
| COM37            | ROW37          | RAM37          | ROW45          | RAM45          | ROW37          | RAM45          | ROW37          | RAM37          | ROW45          | RAM45          | ROW37          | RAM45          |  |
| COM38            | ROW38          | RAM38          | ROW46          | RAM46          | ROW38          | RAM46          | ROW38          | RAM38          | ROW46          | RAM46          | ROW38          | RAM46          |  |
| COM39            | ROW39          | RAM39          | ROW47          | RAM47          | ROW39          | RAM47          | ROW39          | RAM39          | ROW47          | RAM47          | ROW39          | RAM47          |  |
| COM40            | ROW40          | RAM40          | ROW48          | RAM48          | ROW40          | RAM48          | ROW40          | RAM40          | ROW48          | RAM48          | ROW40          | RAM48          |  |
| COM41<br>COM42   | ROW41<br>ROW42 | RAM41<br>RAM42 | ROW49<br>ROW50 | RAM49<br>RAM50 | ROW41<br>ROW42 | RAM49<br>RAM50 | ROW41<br>ROW42 | RAM41<br>RAM42 | ROW49<br>ROW50 | RAM49<br>RAM50 | ROW41<br>ROW42 | RAM49<br>RAM50 |  |
| COM42            | ROW42<br>ROW43 | RAM43          | ROW50<br>ROW51 | RAM51          | ROW42<br>ROW43 | RAM51          | ROW42<br>ROW43 | RAM43          | ROW50<br>ROW51 | RAM51          | ROW42<br>ROW43 | RAM51          |  |
| COM44            | ROW44          | RAM44          | ROW52          | RAM52          | ROW43          | RAM52          | ROW43          | RAM44          | ROW52          | RAM52          | ROW43          | RAM52          |  |
| COM45            | ROW45          | RAM45          | ROW53          | RAM53          | ROW45          | RAM53          | ROW45          | RAM45          | ROW53          | RAM53          | ROW45          | RAM53          |  |
| COM46            | ROW46          | RAM46          | ROW54          | RAM54          | ROW46          | RAM54          | ROW46          | RAM46          | ROW54          | RAM54          | ROW46          | RAM54          |  |
| COM47            | ROW47          | RAM47          | ROW55          | RAM55          | ROW47          | RAM55          | ROW47          | RAM47          | ROW55          | RAM55          | ROW47          | RAM55          |  |
| COM48<br>COM49   | ROW48<br>ROW49 | RAM48<br>RAM49 | ROW56          | RAM56          | ROW48<br>ROW49 | RAM56          | ROW48<br>ROW49 | RAM48<br>RAM49 | I -            | -              | ROW48<br>ROW49 | RAM56          |  |
| COM49<br>COM50   | ROW49<br>ROW50 | RAM50          | ROW57<br>ROW58 | RAM57<br>RAM58 | ROW49<br>ROW50 | RAM57<br>RAM58 | ROW49<br>ROW50 | RAM50          | _              | -              | ROW49<br>ROW50 | RAM57<br>RAM58 |  |
| COM51            | ROW50<br>ROW51 | RAM51          | ROW59          | RAM59          | ROW50<br>ROW51 | RAM59          | ROW50<br>ROW51 | RAM51          | -              | -              | ROW50<br>ROW51 | RAM59          |  |
| COM52            | ROW52          | RAM52          | ROW60          | RAM60          | ROW52          | RAM60          | ROW52          | RAM52          | -              | -              | ROW52          | RAM60          |  |
| COM53            | ROW53          | RAM53          | ROW61          | RAM61          | ROW53          | RAM61          | ROW53          | RAM53          | -              | -              | ROW53          | RAM61          |  |
| COM54            | ROW54          | RAM54          | ROW62          | RAM62          | ROW54          | RAM62          | ROW54          | RAM54          | -              | -              | ROW54          | RAM62          |  |
| COM55            | ROW55          | RAM55          | ROW63          | RAM63          | ROW55          | RAM63          | ROW55          | RAM55          | - POWO         | -<br>D A \$ 40 | ROW55          | RAM63          |  |
| COM56<br>COM57   | ROW56<br>ROW57 | RAM56<br>RAM57 | ROW0<br>ROW1   | RAM0<br>RAM1   | ROW56<br>ROW57 | RAM0<br>RAM1   | _              | -              | ROW0<br>ROW1   | RAM0<br>RAM1   |                | -              |  |
| COM58            | ROW57<br>ROW58 | RAM58          | ROW1           | RAM2           | ROW57<br>ROW58 | RAM2           | [              | -              | ROW1<br>ROW2   | RAM2           | [              | -              |  |
| COM59            | ROW59          | RAM59          | ROW3           | RAM3           | ROW59          | RAM3           | -              | -              | ROW3           | RAM3           | _              | -              |  |
| COM60            | ROW60          | RAM60          | ROW4           | RAM4           | ROW60          | RAM4           | -              | -              | ROW4           | RAM4           | -              | -              |  |
| COM61            | ROW61          | RAM61          | ROW5           | RAM5           | ROW61          | RAM5           | -              | -              | ROW5           | RAM5           | -              | -              |  |
| COM62            | ROW62          | RAM62          | ROW6           | RAM6           | ROW62          | RAM6           | -              | -              | ROW6           | RAM6           | -              | -              |  |
| COM63            | ROW63          | RAM63          | ROW7           | RAM7           | ROW63          | RAM7           | -              | -              | ROW7           | RAM7           | -              | -              | +  |
| Display examples | (;             | a)             | (I             | b)             | (0             | c)             | (0             | d)             | (6             | e)             | (              | f)             |  |
| олапріоз         |                |                |                |                | ·              |                | ·              |                |                |                | ·              |                | 4  |
|                  |                |                |                | 1              |                | ,              |                |                | , ,            |                |                |                |  |
|                  |                |                |                |                |                |                |                |                |                |                |                |                |  |


SOLOMON SYSTECH SOLOMON SOLOMON SYSTECH SOLOMON (c) (d) (a) (b) SOLOMON SOLOMON SOLOMON SYSTECH SYSTECH (RAM) (e) (f)

Jul 2011 | P 40/62 | Rev 1.1 | SSD1309

Table 10-2: Example of Set Display Offset and Display Start Line with Remap

Remap Remap Remap Remap Remap Remap Hardware pin name COM<sub>1</sub> ROW62 RAM62 ROW6 RAM6 ROW62 RAM6 ROW46 RAM46 ROW46 RAM54 COM2 ROW61 RAM61 ROW RAM5 ROW61 RAM5 ROW45 RAM45 ROW45 RAM53 ROW60 ROW4 ROW60 RAM44 COM4 RAM43 ROW59 RAM59 ROW3 RAM3 ROW59 RAM3 ROW43 ROW43 RAM51 COM5 ROW58 RAM58 ROW2 RAM2 ROW58 RAM ROW42 RAM42 ROW42 RAM50 COM6 COM7 RAM41 RAM40 RAM57 RAM56 ROW1 RAM1 RAM0 RAM1 RAM0 ROW41 RAM49 RAM48 ROW57 ROW57 ROW41 ROW56 ROWO ROW56 ROW40 ROW40 COM8 COM9 COM10 RAM47 RAM46 RAM45 ROW55 ROW54 RAM55 RAM54 ROW63 ROW62 RAM63 ROW55 ROW54 RAM63 RAM62 ROW39 RAM39 ROW47 ROW39 ROW38 RAM47 ROW47 RAM63 RAM38 RAM37 RAM62 RAM46 RAM62 ROW46 ROW46 ROW53 RAM53 ROW61 RAM61 ROW53 RAM61 ROW37 ROW45 ROW37 RAM45 ROW45 RAM61 COM11 COM12 ROW52 ROW51 RAM52 RAM51 ROW60 ROW59 RAM60 RAM59 ROW52 ROW51 RAM60 RAM59 ROW36 ROW35 RAM36 RAM35 ROW44 ROW43 RAM44 RAM43 ROW36 ROW35 RAM44 RAM43 ROW44 ROW43 RAM60 COM13 ROW50 RAM50 ROW58 RAM58 ROW50 RAM58 ROW34 RAM34 ROW42 RAM42 ROW34 RAM42 ROW42 RAM58 COM14 COM15 RAM49 RAM48 RAM57 RAM56 RAM57 RAM56 RAM33 RAM32 RAM41 RAM40 RAM41 RAM40 RAM57 RAM56 ROW49 ROW33 ROW33 ROW41 ROW48 ROW56 ROW48 ROW32 ROW40 ROW32 ROW40 COM16 ROW47 RAM47 ROW55 RAM55 ROW47 RAM55 ROW31 RAM31 ROW39 RAM39 ROW31 RAM39 ROW39 RAM55 COM17 COM18 RAM46 RAM45 RAM54 RAM53 RAM54 RAM53 ROW30 ROW29 RAM30 RAM29 RAM38 RAM37 RAM38 RAM37 RAM54 RAM53 ROW54 ROW46 ROW30 ROW38 ROW45 ROW53 ROW37 ROW45 ROW37 ROW29 COM19 ROW44 RAM44 ROW52 RAM52 ROW44 RAM52 ROW28 RAM28 ROW36 RAM36 ROW28 RAMSE ROW36 RAM52 COM20 COM21 RAM43 RAM42 RAM51 RAM50 RAM27 RAM26 RAM35 RAM34 ROW43 ROW43 ROW35 RAM35 ROW35 RAM34 RAM50 ROW42 ROW50 ROW42 RAM50 ROW26 ROW34 ROW26 ROW34 RAM25 RAM24 RAM23 ROW33 ROW32 COM22 ROW41 RAM41 ROW49 RAM49 ROW4 RAM49 ROW25 RAM33 ROW25 RAM33 ROW33 RAM49 COM23 COM24 RAM40 RAM39 RAM48 RAM47 RAM48 ROW24 RAM32 ROW32 RAM48 RAM31 RAM31 RAM47 ROW39 ROW47 ROW39 RAM47 ROW23 ROW31 ROW23 ROW31 RAM22 COM25 COM26 ROW38 ROW37 RAM38 RAM37 ROW46 ROW45 RAM46 RAM45 ROW38 ROW37 RAM46 RAM45 ROW22 ROW21 ROW30 ROW29 RAM30 RAM29 ROW22 ROW21 ROW30 ROW29 RAM46 RAM30 RAM21 RAM29 RAM45 COM27 ROW36 RAM36 ROW44 RAM44 ROW36 RAM44 ROW20 RAM20 ROW28 RAM28 ROW20 RAM28 ROW28 RAM44 COM28 COM29 ROW35 ROW34 RAM35 RAM34 ROW43 ROW42 RAM43 RAM42 ROW35 ROW34 RAM43 ROW19 ROW18 RAM19 RAM18 ROW27 RAM27 RAM26 ROW19 ROW18 RAM27 ROW27 ROW26 RAM43 RAM42 RAM26 RAM42 ROW26 COM30 ROW33 RAM33 ROW41 RAM41 ROW33 RAM41 ROW17 RAM17 ROW25 RAM25 ROW17 RAM25 ROW25 RAM41 COM31 ROW32 ROW31 RAM32 RAM31 RAM40 RAM39 ROW32 ROW31 RAM40 RAM39 ROW16 ROW15 RAM16 RAM15 RAM24 RAM23 ROW16 ROW15 RAM24 RAM23 ROW24 ROW23 ROW40 ROW24 RAM40 RAM39 ROW39 ROW23 COM33 ROW30 RAM30 ROW38 RAM38 ROW30 RAM38 ROW14 RAM14 ROW22 RAM22 ROW14 RAM22 ROW22 RAM38 COM34 COM35 RAM29 RAM28 RAM37 RAM36 RAM13 RAM12 RAM21 RAM20 RAM21 RAM20 RAM37 RAM36 ROW37 ROW29 RAM37 ROW13 ROW13 ROW21 ROW28 ROW36 ROW28 RAM36 ROW12 ROW20 ROW12 ROW20 COM36 ROW27 RAM27 ROW35 RAM35 ROW27 RAM35 ROW11 RAM11 ROW19 RAM19 ROW11 RAM19 ROW19 RAM35 COM3 RAM34 ROW26 RAM34 RAM10 RAM18 ROW18 RAM34 COM38 ROW25 RAM25 ROW33 RAM33 ROW25 RAM33 ROW9 RAM9 ROW17 RAM17 ROW9 RAM17 ROW17 RAM33 RAM8 RAM7 RAM6 ROW16 ROW15 COM39 ROW24 RAM24 ROW32 RAM32 ROW24 RAM32 ROW8 RAM16 ROW8 RAM16 ROW16 RAM32 COM40 COM41 ROW23 RAM23 RAM22 ROW31 RAM31 RAM30 ROW23 ROW7 RAM15 RAM14 ROW7 RAM15 RAM14 ROW15 RAM31 RAM30 ROW22 ROW30 ROW22 RAM30 ROW6 ROW14 ROW6 ROW14 RAM21 RAM20 RAM19 ROW21 ROW20 ROW29 ROW28 ROW13 ROW12 COM42 RAM29 ROW2 PAM20 ROW5 RAM5 RAM13 ROW5 PAM13 ROW13 PAM20 COM43 COM44 RAM28 ROW20 RAM28 ROW4 RAM4 RAM12 ROW4 ROW12 RAM12 RAM28 RAM27 ROW19 ROW27 ROW19 RAM27 ROW3 RAM3 ROW11 RAM11 ROW3 RAM11 ROW11 RAM27 RAM26 COM45 COM46 ROW18 ROW17 RAM18 RAM17 ROW26 ROW25 RAM26 RAM25 ROW18 ROW17 RAM26 RAM25 ROW2 ROW1 RAM2 RAM1 ROW10 ROW9 RAM10 RAM9 ROW2 ROW1 RAM10 ROW10 ROW9 RAM25 COM47 ROW16 RAM16 ROW24 RAM24 ROW16 RAM24 ROWO RAM0 ROW8 RAM8 ROWO RAM8 ROW8 RAM24 COM48 COM49 RAM15 RAM14 ROW23 ROW22 RAM23 RAM22 RAM23 RAM22 ROW7 ROW6 RAM7 RAM6 RAM23 RAM22 ROW15 ROW14 ROW15 ROW7 ROW14 ROW6 COM50 ROW13 RAM13 ROW21 RAM21 ROW13 RAM21 ROW5 RAM5 ROW5 RAM21 COM51 RAM12 RAM11 RAM20 RAM19 RAM4 RAM3 ROW12 ROW20 ROW12 RAM20 ROW4 ROW4 RAM20 RAM19 RAM19 ROW11 ROW19 ROW1 ROW3 ROW3 COM53 ROW10 RAM10 ROW18 RAM18 ROW10 RAM18 ROW2 RAM2 ROW2 RAM18 COM54 COM55 RAM9 RAM8 RAM17 RAM16 RAM17 ROW8 ROW16 ROW8 RAM16 ROW0 RAM0 ROW0 RAM16 COM56 ROW7 RAM7 ROW15 RAM15 ROW7 RAM15 COM5 ROW6 RAM6 ROW14 RAM14 RAM13 ROW6 RAM14 RAM5 COM58 ROW5 ROW13 ROW5 RAM13 COM59 COM60 ROW4 ROW3 RAM4 RAM3 ROW12 ROW11 RAM12 RAM11 ROW4 ROW3 RAM12 RAM11 COM61 ROW2 RAM2 ROW10 RAM10 ROW2 RAM10 COM6 ROW1 RAM1 ROW9 RAM9 RAM8 ROW1 ROW0 RAM9 RAM8

Set MUX ration (A8h) COM normal / remap (C0h / C8h) Display offset (D3h) Display start line (40h - 7Fh)



(d)

(e)

SSD1309 | Rev 1.1 | P 41/62 | Jul 2011

(b)

example

(c)

电话:18923720150

(f)

# 10.16 Set Display Clock Divide Ratio/ Oscillator Frequency (D5h)

This command consists of two functions:

- Display Clock Divide Ratio (D) (A[3:0])
   Set the divide ratio to generate DCLK (Display Clock) from CLK. The divide ratio is from 1 to 16, with reset value = 0000b. Please refer to section 8.3 for the details relationship of DCLK and CLK.
- Oscillator Frequency (A[7:4])
   Program the oscillator frequency Fosc that is the source of CLK if CLS pin is pulled high. The 4-bit value results in 16 different frequency settings available as shown below. The default setting is 1000b.


#### 10.17 Set Pre-charge Period (D9h)

This command is used to set the duration of the pre-charge period. The interval is counted in number of DCLK, where RESET equals to 2 DCLKs.


#### 10.18 Set COM Pins Hardware Configuration (DAh)

This command sets the COM signals pin configuration to match the OLED panel hardware layout. The table below shows the COM pin configuration under different conditions (for MUX ratio =64):


Table 10-3: COM Pins Hardware Configuration



Jul 2011 P 42/62 Rev 1.1 SSD1309



**SSD1309** | Rev 1.1 | P 43/62 | Jul 2011



Jul 2011 | P 44/62 | Rev 1.1 | SSD1309

### **10.19 Set V<sub>COMH</sub> Deselect Level (DBh)**

This command adjusts the V<sub>COMH</sub> regulator output.

#### **10.20 Set GPIO (DCh)**

This double byte command is used to set the state of GPIO pin. Refer to Table 9-4 for details.

#### 10.21 NOP (E3h)

No Operation Command.

#### 10.22 Set Command Lock (FDh)

This double byte command is used to lock the OLED driver IC from accepting any command except itself. After entering FDh 16h (A[2]=1b), the OLED driver IC will not respond to any newly-entered command (except FDh 12h A[2]=0b) and there will be no memory access. This is called "Lock" state. That means the OLED driver IC ignore all the commands (except FDh 12h A[2]=0b) during the "Lock" state.

Entering FDh 12h (A[2]=0b) can unlock the OLED driver IC. That means the driver IC resumes from the "Lock" state, and the driver IC will then respond to the command and memory access.

#### 10.23 Horizontal Scroll Setup (26h/27h)

This command consists of seven consecutive bytes to set up the horizontal scroll parameters and determines the scrolling start page, end page, scrolling speed, start column and end column; refer to Table 9-2 for details.

Before issuing this command the horizontal scroll must be deactivated (2Eh). Otherwise, RAM content may be corrupted.

The SSD1309 horizontal scroll is designed for 128 columns scrolling. The following two figures (Figure 10-7, Figure 10-8, and Figure 10-9) show the examples of using the horizontal scroll:

Figure 10-7: Horizontal scroll example: Scroll RIGHT by 1 column


| Original Setting      | SEG0   | SEG1 | SEG2 | SEG3 | SEG4 | SEG5 | : | : | : | SEG122 | SEG123 | SEG124 | SEG125 | SEG126 | SEG127 |
|-----------------------|--------|------|------|------|------|------|---|---|---|--------|--------|--------|--------|--------|--------|
| After one scroll step | SEG127 | SEG0 | SEG1 | SEG2 | SEG3 | SEG4 |   |   |   | SEG121 | SEG122 | SEG123 | SEG124 | SEG125 | SEG126 |

**SSD1309** Rev 1.1 P 45/62 Jul 2011

Figure 10-8: Horizontal scroll example: Scroll LEFT by 1 column

| Original<br>Setting   | SEG0 | SEG1 | SEG2 | SEG3 | SEG4 | SEG5 | : | ÷ | : | SEG122 | SEG123 | SEG124 | SEG125 | SEG126 | SEG127 |
|-----------------------|------|------|------|------|------|------|---|---|---|--------|--------|--------|--------|--------|--------|
| After one scroll step | SEG1 | SEG2 | SEG3 | SEG4 | SEG5 | SEG6 | ÷ | ÷ | ÷ | SEG123 | SEG124 | SEG125 | SEG126 | SEG127 | SEG0   |

Figure 10-9: Horizontal scrolling setup example (LS pin pull LOW)



#### 10.24 Continuous Vertical and Horizontal Scroll Setup (29h/2Ah)

电话: 18923720150

This command consists of seven consecutive bytes to set up the continuous vertical scroll parameters and determine the scrolling start page, end page, scrolling speed and vertical scrolling offset; refer to Table 9-2 for details.

If the vertical scrolling offset byte E[5:0] of command 29h / 2Ah is set to zero, then only horizontal scrolling is performed (like command 26/27h). On the other hand, if the number of column scroll offset byte A[0] is set to zero, then only vertical scrolling is performed.

Continuous diagonal (horizontal + vertical) scrolling would be enabled if both A[0] and E[5:0] are set to be non-zero, whereas full column diagonal scrolling mode is suggested by setting F[7:0]=00h and G[7:0]=7Fh.

Before issuing this command the scroll must be deactivated (2Eh), or otherwise, RAM content may be corrupted. The following figures (Figure 10-10 and Figure 10-11) show the examples of using the continuous vertical scroll and the continuous diagonal scroll, respectively.

Jul 2011 | P 46/62

Rev 1.1

邮箱:2355526548@qq.com


SSD1309

Figure 10-10: Continuous Vertical scrolling setup example (LS pin pull LOW)

| Display before vertical scrolling start | Display snap shot after vertical scrolling start   |
|---|--|
| SOLOMON<br>SYSTECH                      | No. of rows in top fixed area =0 (POR)  No. of rows in scroll areæ=64 (POR)  SOLOMON SYSTECH  Example 1: Full screen vertical scrolling with 1 row up in every 5 frames  Sample code 29h // Vertical and right horizontal scroll cont // No horizontal s |
| SOLOMON<br>SYSTECH                      | No. of rows in top fixed area = 0  No. of rows in scroll area = 40  SOLOMON SYSTECH  Example 2: Partial screen (top area) vertical scrolling with 1 row up in every 64 frames  Sample code  A3h // Set Vertical S croll Area  28h // Set 40 rows in scroll area  28h // Vertical and right horizontal scroll  00h // No horizontal scroll  00h // No horizontal scroll  00h // Set time interval between each scroll step as 64 frames  00h // Set vertical scrolling offset as 1 row  00h // Define col 0 as start column  7Fh // Define col 127 as end column  2Fh // Activate scrolling   |

**SSD1309** Rev 1.1 P 47/62 Jul 2011

Figure 10-11: Continuous Vertical and Horizontal scrolling setup example (LS pin pull LOW)



## 10.25 Deactivate Scroll (2Eh)

This command stops the motion of scrolling. After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.

#### 10.26 Activate Scroll (2Fh)

This command starts the motion of scrolling and should only be issued after the scroll setup parameters have been defined by the scrolling setup commands: 26h / 27h / 29h / 2Ah. The setting in the latest scrolling setup command overwrites the setting in the previous scrolling setup command.

The following actions are prohibited after the scrolling is activated

- 1. RAM access (Data write or read)
- 2. Changing the horizontal scroll setup parameters

#### 10.27 Set Vertical Scroll Area (A3h)

This command consists of 3 consecutive bytes to set up the vertical scroll area. For the continuous vertical scroll function (command 29h / 2Ah), the number of rows in the vertical scroll area can be set smaller than or equating to the MUX ratio. Figure 10-10 shows a vertical scrolling example with different settings in vertical scroll area.

### 10.28 Content Scroll Setup (2Ch/2Dh)

This command consists of seven consecutive bytes to set up the horizontal scroll parameters and determine the scrolling start page, end page, start column and end column. One column will be scrolled horizontally by sending the setting of command 2Ch / 2Dh once.

When command 2Ch / 2Dh are sent consecutively, a delay time of  $\frac{2}{FrameFreq}$  must be set.

Figure 10-12 shown an example of using 2Dh "Content Scroll Setup" command for horizontal scrolling to left with infinite content update. In there, "Col" means the graphic display data RAM column.


电话:18923720150 邮箱:2355526548@qq.com

Jul 2011 | P 48/62

Rev 1.1

SSD1309

Figure 10-12: Content Scrolling example (2Dh, Left Horizontal Scroll by one column)



By using command 2Ch/2Dh, RAM contents are scrolled and updated by one column. Table 10-4 is an example of content scrolling setting of SSD1309 (scrolling window of 4 pages). The values of registers depend on different conditions and applications.

Table 10-4: Content Scrolling software flow example (Page addressing mode - command 20h, 02h)

| Step    | Action                               | <b>D/C</b> # | Code      | Remarks  |
|---------|--------------------------------------|--------------|-----------|--|
| 1       | For i= 1 to n                        | -            | ı         | Create "For loop" for infinite content scrolling         |
|         |                                      |              |           |  |
| 2       | Set Content scrolling command        | 0            | 2Dh       | Left Horizontal Scroll by one column                     |
|         | (scrolling window : Page 2 to 5, Col | 0            | 00h       | A[7:0]: Dummy byte (Set as 00h)                          |
|         | 8 to Col 120)                        | 0            | 02h       | B[2:0] : Define start page address                       |
|         |                                      | 0            | 01h       | C[7:0]: Dummy byte (Set as 01h)                          |
|         |                                      | 0            | 05h       | D[2:0] : Define end page address                         |
|         |                                      | 0            | 00h       | E[7:0]: Dummy byte (Set as 00h)                          |
|         |                                      | 0            | 08h       | F[6:0]: Define start column address                      |
|         |                                      | 0            | 78h       | G[6:0]: Define end column address                        |
|         |                                      |              |           |  |
| 3       | Add Delay time of 2/FrameFreq        | -            | -         | E.g. Delay 20ms if frame freq ≈ 100Hz                    |
|         |                                      |              |           |  |
| 4       | Write RAM on the beginning column    |              |           |  |
|         | of the scrolling window              | 0            | D21.      | Cat Dans Ctant Address Con Dans Addressing Made          |
|         | Write RAM on (Page2, Col 120)        | 0            | B2h       | Set Page Start Address for Page Addressing Mode          |
|         | (Content update in beginning column) | 0            | 17h       | Set Higher Column Start Address for Page Addressing Mode |
|         | column)                              | 0            | 08h       | Set Lower Column Start Address for Page Addressing Mode  |
|         | W.'. DAM (D. 2 C.1120)               | 1            | -<br>D21  | Write data to fill the RAM                               |
|         | Write RAM on (Page3, Col 120)        | 0            | B3h       | Set Page Start Address for Page Addressing Mode          |
|         | (Content update in beginning column) | 0            | 17h       | Set Higher Column Start Address for Page Addressing Mode |
|         | cotumn)                              | 0            | 08h       | Set Lower Column Start Address for Page Addressing Mode  |
|         | W. D. D. L. G. 1120)                 | 1            | -<br>D.11 | Write data to fill the RAM                               |
|         | Write RAM on (Page4, Col 120)        | 0            | B4h       | Set Page Start Address for Page Addressing Mode          |
|         | (Content update in beginning column) | 0            | 17h       | Set Higher Column Start Address for Page Addressing Mode |
|         | cotumn)                              | 0            | 08h       | Set Lower Column Start Address for Page Addressing Mode  |
|         | W. D. D. L. (D 5 G. 1120)            | 1            | -         | Write data to fill the RAM                               |
|         | Write RAM on (Page5, Col 120)        | 0            | B5h       | Set Page Start Address for Page Addressing Mode          |
|         | (Content update in beginning         | 0            | 17h       | Set Higher Column Start Address for Page Addressing Mode |
|         | column)                              | 0            | 08h       | Set Lower Column Start Address for Page Addressing Mode  |
|         |                                      | 1            | -         | Write data to fill the RAM                               |
| <u></u> |                                      |              |           | 0  |
| 5       | i=i+1                                | -            | -         | Go to next "For loop"                                    |
|         | Delay timing                         | -            | -         | Set time interval between each scroll step if necessary  |
|         | End                                  |              |           |  |

**SSD1309** | Rev 1.1 | P 49/62 | Jul 2011

There are 3 different memory addressing mode in SSD1309: page addressing mode, horizontal addressing mode and vertical addressing mode and it is selected by command 20h. Table 10-4 is an example of content scrolling software flow under page addressing mode, while vertical addressing mode example is shown in below Table 10-5.

Table 10-5: Content Scrolling setting example (Vertical addressing mode – command 20h, 01h)

| Step | Action                                | D/C# | Code | Remarks   |
|------|---------------------------------------|------|------|---|
| 1    | For i= 1 to n                         | -    | -    | Create "For loop" for infinite content scrolling        |
|      |                                       |      |      |   |
| 2    | Set Content scrolling command         | 0    | 2Dh  | Left Horizontal Scroll by one column                    |
|      | (scrolling window : Page 2 to 5, Col  | 0    | 00h  | A[7:0]: Dummy byte (Set as 00h)                         |
|      | 8 to Col 120)                         | 0    | 02h  | B[2:0] : Define start page address                      |
|      |                                       | 0    | 01h  | C[7:0]: Dummy byte (Set as 01h)                         |
|      |                                       | 0    | 05h  | D[2:0] : Define end page address                        |
|      |                                       | 0    | 00h  | E[7:0] : Dummy byte (Set as 00h)                        |
|      |                                       | 0    | 08h  | F[6:0] : Define start column address                    |
|      |                                       | 0    | 78h  | G[6:0] : Define end column address                      |
|      |                                       |      |      |   |
| 3    | Add Delay time of 2/FrameFreq         | -    | -    | E.g. Delay 20ms if frame freq ≈ 100Hz                   |
| 4    | Write RAM on the beginning column     | 0    | 21h  | Set Column address                                      |
| ·    | of the scrolling window (Page 2 to 5, |      | 78h  | Set column start address for Vertical Addressing Mode   |
|      | Col 120)                              | 0    | 78h  | Set column end address for Vertical Addressing Mode     |
|      | (Content update in beginning          | 0    | 22h  | Set Page address  |
|      | column)                               | 0    | 02h  | Set start page address for Vertical Addressing Mode     |
|      |                                       | 0    | 05h  | Set end page address for Vertical Addressing Mode       |
|      |                                       | 1    | -    | Write data to fill the RAM                              |
|      |                                       |      |      |   |
| 5    | i=i+1                                 | -    | -    | Go to next "For loop"                                   |
|      | Delay timing                          | -    | -    | Set time interval between each scroll step if necessary |
|      | End                                   |      |      |   |

电话:18923720150

Jul 2011 | P 50/62 | Rev 1.1

邮箱: 2355526548@qq.com

SSD1309

# 11 MAXIMUM RATINGS

Table 11-1 : Maximum Ratings (Voltage Referenced to  $\ensuremath{V_{SS}}\xspace)$ 

| Symbol          | Parameter                 | Value                          | Unit |
|-----------------|---------------------------|--------------------------------|------|
| $V_{DD}$        | Supply Voltage            | -0.3 to +4                     | V    |
| $V_{CC}$        | Supply voltage            | 0 to 17                        | V    |
| $V_{SEG}$       | SEG output voltage        | 0 to V <sub>CC</sub>           | V    |
| $V_{COM}$       | COM output voltage        | 0 to 0.9*V <sub>CC</sub>       | V    |
| V <sub>in</sub> | Input voltage             | $V_{SS}$ -0.3 to $V_{DD}$ +0.3 | V    |
| $T_A$           | Operating Temperature     | -40 to +85                     | °C   |
| $T_{stg}$       | Storage Temperature Range | -65 to +150                    | °C   |

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section.

This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

**SSD1309** | Rev 1.1 | P 51/62 | Jul 2011

# 12 DC CHARACTERISTICS

# **Condition (Unless otherwise specified):**

Voltage referenced to  $V_{SS}$ ,  $V_{DD} = 1.65 \text{ V}$  to 3.3 V,  $T_A = 25 ^{\circ}\text{C}$ 

**Table 12-1 : DC Characteristics** 

| Symbol                | Parameter  | Test Condition   | Min                 | Тур | Max                    | Unit |
|-----------------------|--|--|---------------------|-----|------------------------|------|
| V <sub>CC</sub>       | Operating Voltage  | -  | 7                   | -   | 16                     | V    |
| $V_{\mathrm{DD}}$     | Logic Supply Voltage   | -  | 1.65                | -   | 3.3                    | V    |
| $V_{OH}$              | High Logic Output Level  | $I_{OUT} = 100uA, 3.3MHz$  | $0.9 \times V_{DD}$ | -   | -                      | V    |
| $V_{OL}$              | Low Logic Output Level   | $I_{OUT} = 100uA, 3.3MHz$  | -                   | -   | $0.1 \text{ x V}_{DD}$ | V    |
| $V_{IH}$              | High Logic Input Level   | -  | $0.8 \times V_{DD}$ | -   | -                      | V    |
| $V_{\rm IL}$          | Low Logic Input Level  | -  | -                   | -   | $0.2 \text{ x V}_{DD}$ | V    |
| I <sub>DD,SLEEP</sub> | Sleep mode Current   | $V_{DD} = 1.65 \text{V} \sim 3.3 \text{V}, V_{CC} = 7 \text{V} \sim 16 \text{V}$<br>Display OFF, No panel attached   | -                   | -   | 10                     | uA   |
| I <sub>CC,SLEEP</sub> | Sleep mode Current   | $V_{DD} = 1.65 \text{V} \sim 3.3 \text{V}, V_{CC} = 7 \text{V} \sim 16 \text{V}$<br>Display OFF, No panel attached   | -                   | -   | 10                     | uA   |
| $I_{CC}$              | $V_{CC}$ Supply Current<br>$V_{DD} = 2.8V$ , $V_{CC} = 12$ ,<br>$I_{REF} = 10uA$ , No loading,<br>Display ON, All ON | -Contrast = FFh  | -                   | 450 | 580                    | uA   |
| $I_{\mathrm{DD}}$     | $V_{DD}$ Supply Current<br>$V_{DD}$ =2.8V, $V_{CC}$ = 12,<br>$I_{REF}$ = 10uA, No loading,<br>Display ON, All ON,    | Contrast   | -                   | 90  | 110                    | uA   |
|                       | G + O + + G +  | Contrast=FFh   | 280                 | 310 | 340                    |      |
|                       | Segment Output Current,<br>$V_{DD} = 2.8V$ ,   | Contrast=AFh   | -                   | 215 | -                      |      |
| $I_{SEG}$             | $V_{CC}=12V$   | Contrast=7Fh   | -                   | 155 | -                      | uA   |
|                       | I <sub>REF</sub> =10uA,  | Contrast=3Fh   | -                   | 78  | -                      |      |
|                       | Display ON.  | Contrast=0Fh   | -                   | 20  | -                      |      |
| Dev                   | Segment output current uniformity  | $\begin{aligned} \text{Dev} &= (I_{\text{SEG}} - I_{\text{MID}}) / I_{\text{MID}} \\ I_{\text{MID}} &= (I_{\text{MAX}} + I_{\text{MIN}}) / 2 \\ I_{\text{SEG}}[0:127] &= \text{Segment current} \\ \text{at contrast setting} &= \text{FFh} \end{aligned}$ | -3                  | -   | 3                      | %    |
| Adj. Dev              | Adjacent pin output current uniformity (contrast setting = FFh)  | Adj Dev = (I[n]-I[n+1]) / (I[n]+I[n+1])  | -2                  | -   | 2                      | %    |

 Jul 2011
 P 52/62
 Rev 1.1
 SSD1309

# 13 AC CHARACTERISTICS

#### **Conditions:**

Voltage referenced to  $V_{SS}$   $V_{DD}$ =1.65 to3.3V  $T_A$  = 25°C

Table 13-1: AC Characteristics

| Symbol | Parameter  | Test Condition   | Min | Тур                           | Max | Unit |
|--------|--|--|-----|-------------------------------|-----|------|
|        | Oscillation Frequency of<br>Display Timing Generator | $V_{DD} = 2.8V$  | 360 | 450                           | 540 | kHz  |
| FFRM   | Frame Frequency                                      | 128x64 Graphic Display Mode, Display ON, Internal Oscillator Enabled | -   | F <sub>OSC</sub> x 1/(DxKx64) | -   | Hz   |
| RES#   | Reset low pulse width                                |  | 3   | -                             | -   | us   |

#### Note

**SSD1309** Rev 1.1 P 53/62 Jul 2011

 $<sup>^{(1)}</sup>$ Fosc stands for the frequency value of the internal oscillator and the value is measured when command D5h A[7:4] is in default value.


<sup>(2)</sup> D: divide ratio (default value = 1)
K: number of display clocks per row period (default value = 69)
Please refer to 9.5 (Set Display Clock Divide Ratio/Oscillator Frequency, D5h) for detailed description

Table 13-2: 6800-Series MCU Parallel Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_A = 25^{\circ}C)$ 

| Symbol            | Parameter  | Min       | Тур | Max | Unit |
|-------------------|--|-----------|-----|-----|------|
| $t_{cycle}$       | Clock Cycle Time   | 300       | -   | -   | ns   |
| $t_{AS}$          | Address Setup Time   | 20        | -   | -   | ns   |
| $t_{AH}$          | Address Hold Time  | 0         | -   | -   | ns   |
| $t_{\rm DW}$      | Data Write Time  | 80        | -   | -   | ns   |
| $t_{DSW}$         | Write Data Setup Time  | 40        | -   | -   | ns   |
| $t_{\rm DHW}$     | Write Data Hold Time   | 20        | -   | -   | ns   |
| $t_{\rm DHR}$     | Read Data Hold Time  | 20        | -   | -   | ns   |
| $t_{\mathrm{OH}}$ | Output Disable Time  | -         | -   | 70  | ns   |
| t <sub>ACC</sub>  | Access Time  | -         | -   | 140 | ns   |
| PW <sub>CSL</sub> | Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write)   | 120<br>60 | -   | -   | ns   |
| PW <sub>CSH</sub> | Chip Select High Pulse Width (read) Chip Select High Pulse Width (write) | 60<br>60  | -   | -   | ns   |
| $t_R$             | Rise Time  | -         | -   | 40  | ns   |
| $t_{\rm F}$       | Fall Time  | -         | -   | 40  | ns   |

Figure 13-1: 6800-series MCU parallel interface characteristics




 Jul 2011
 P 54/62
 Rev 1.1
 SSD1309


Table 13-3: 8080-Series MCU Parallel Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 1.65 \text{V} \sim 3.3 \text{V}, T_A = 25 \text{°C})$ 

| Symbol              | Parameter                            | Min | Тур | Max | Unit |
|---------------------|--------------------------------------|-----|-----|-----|------|
| t <sub>cycle</sub>  | Clock Cycle Time                     | 300 | -   | -   | ns   |
| $t_{AS}$            | Address Setup Time                   | 20  | -   | -   | ns   |
| $t_{AH}$            | Address Hold Time                    | 0   | -   | -   | ns   |
| $t_{\mathrm{DW}}$   | Data Write Time                      | 70  | -   | -   | ns   |
| $t_{DSW}$           | Write Data Setup Time                | 40  | -   | -   | ns   |
| $t_{\mathrm{DHW}}$  | Write Data Hold Time                 | 15  | -   | -   | ns   |
| $t_{\mathrm{DHR}}$  | Read Data Hold Time                  | 20  | -   | -   | ns   |
| $t_{OH}$            | Output Disable Time                  | -   | -   | 70  | ns   |
| $t_{ACC}$           | Access Time                          | -   | -   | 140 | ns   |
| $t_{PWLR}$          | Read Low Time                        | 120 | -   | -   | ns   |
| $t_{\mathrm{PWLW}}$ | Write Low Time                       | 60  | -   | -   | ns   |
| $t_{PWHR}$          | Read High Time                       | 60  | -   | -   | ns   |
| $t_{PWHW}$          | Write High Time                      | 60  | -   | -   | ns   |
| $t_R$               | Rise Time                            | -   | -   | 40  | ns   |
| $t_{\rm F}$         | Fall Time                            | -   | -   | 40  | ns   |
| $t_{CS}$            | Chip select setup time               | 0   | -   | -   | ns   |
| $t_{CSH}$           | Chip select hold time to read signal | 0   | -   | -   | ns   |
| $t_{CSF}$           | Chip select hold time                | 20  | -   | -   | ns   |

Figure 13-2: 8080-series parallel interface characteristics






**SSD1309** Rev 1.1 P 55/62 Jul 2011


Table 13-4 : Serial Interface Timing Characteristics (4-wire SPI)

 $(V_{DD} - V_{SS} = 1.65V \sim 3.3V, T_A = 25^{\circ}C)$ 

| Symbol            | Parameter              | Min | Тур | Max | Unit |
|-------------------|------------------------|-----|-----|-----|------|
| $t_{cycle}$       | Clock Cycle Time       | 100 | -   | -   | ns   |
| $t_{AS}$          | Address Setup Time     | 15  | -   | -   | ns   |
| $t_{AH}$          | Address Hold Time      | 15  | -   | -   | ns   |
| $t_{CSS}$         | Chip Select Setup Time | 20  | -   | -   | ns   |
| $t_{CSH}$         | Chip Select Hold Time  | 50  | -   | -   | ns   |
| $t_{\mathrm{DW}}$ | Data Write Time        | 55  | -   | -   | ns   |
| $t_{ m DSW}$      | Write Data Setup Time  | 15  | -   | -   | ns   |
| $t_{ m DHW}$      | Write Data Hold Time   | 15  | -   | -   | ns   |
| $t_{CLKL}$        | Clock Low Time         | 50  | -   | -   | ns   |
| $t_{CLKH}$        | Clock High Time        | 50  | -   | -   | ns   |
| $t_R$             | Rise Time              | -   | -   | 40  | ns   |
| $t_{\rm F}$       | Fall Time              | -   | _   | 40  | ns   |

Figure 13-3: Serial interface characteristics (4-wire SPI)






Jul 2011 P 56/62 Rev 1.1 SSD1309

Table 13-5: Serial Interface Timing Characteristics (3-wire SPI)

 $(V_{DD} - V_{SS} = 1.65V \sim 3.3V, T_A = 25^{\circ}C)$ 

| Symbol          | Parameter              | Min | Тур | Max | Unit |
|-----------------|------------------------|-----|-----|-----|------|
| $t_{\rm cycle}$ | Clock Cycle Time       | 100 | -   | -   | ns   |
| $t_{CSS}$       | Chip Select Setup Time | 20  | -   | -   | ns   |
| $t_{CSH}$       | Chip Select Hold Time  | 50  | -   | -   | ns   |
| $t_{\rm DW}$    | Data Write Time        | 55  | -   | -   | ns   |
| $t_{ m DSW}$    | Write Data Setup Time  | 15  | -   | -   | ns   |
| $t_{ m DHW}$    | Write Data Hold Time   | 15  | -   | -   | ns   |
| $t_{ m CLKL}$   | Clock Low Time         | 50  | -   | -   | ns   |
| $t_{\rm CLKH}$  | Clock High Time        | 50  | -   | -   | ns   |
| $t_{R}$         | Rise Time              | -   | -   | 40  | ns   |
| $t_{\rm F}$     | Fall Time              | -   | -   | 40  | ns   |

Figure 13-4 : Serial interface characteristics (3-wire SPI)



**SSD1309** Rev 1.1 P 57/62 Jul 2011


# **Conditions:**

$$V_{DD} - V_{SS} = 1.65V \sim 3.3V$$
  
 $T_A = 25^{\circ}C$ 

**Table 13-6: I**<sup>2</sup>C Interface Timing Characteristics


| Symbol              | Parameter   | Min | Тур | Max | Unit |
|---------------------|---|-----|-----|-----|------|
| t <sub>cycle</sub>  | Clock Cycle Time  | 2.5 | -   | -   | us   |
| t <sub>HSTART</sub> | Start condition Hold Time   | 0.6 | -   | -   | us   |
| t <sub>HD</sub>     | Data Hold Time (for "SDA <sub>OUT</sub> " pin)                            | 0   | -   | -   | ns   |
|                     | Data Hold Time (for "SDA <sub>IN</sub> " pin)                             | 300 | -   | -   | ns   |
| $t_{\mathrm{SD}}$   | Data Setup Time   | 100 | -   | -   | ns   |
| t <sub>SSTART</sub> | Start condition Setup Time (Only relevant for a repeated Start condition) | 0.6 | -   | -   | us   |
| $t_{SSTOP}$         | Stop condition Setup Time   | 0.6 | -   | -   | us   |
| $t_R$               | Rise Time for data and clock pin  | -   | -   | 300 | ns   |
| $t_{\rm F}$         | Fall Time for data and clock pin  | -   | -   | 300 | ns   |
| $t_{ m IDLE}$       | Idle Time before a new transmission can start                             | 1.3 | -   | -   | us   |

Figure 13-5:  $I^2C$  interface Timing characteristics



# 14 Application Example

Figure 14-1: Application Example of SSD1309Z




**SSD1309** Rev 1.1 P 59/62 Jul 2011


电话:18923720150

# 15 PACKAGE INFORMATION

# 15.1 SSD1309Z Die Tray Information

Figure 15-1: SSD1309Z die tray information





## Remarks:


- 1. Tray material: Permanent Antistatic
- 2. Tray color code: Black
- 3. Surface resistance  $10^9 \sim 10^{12}~\Omega$
- 4. Pocket bottom: Rough Surface

| Parameter         | Dimensions        |  |  |  |
|-------------------|-------------------|--|--|--|
| r ai ainetei      | mm (mil)          |  |  |  |
| W1                | 76.00±0.10 (2992) |  |  |  |
| W2                | 68.00±0.10 (2677) |  |  |  |
| W3                | 68.30±0.10 (2689) |  |  |  |
| $D_X$             | 8.40±0.10 (331)   |  |  |  |
| $TP_X$            | 59.20±0.10 (2331) |  |  |  |
| $D_{Y}$           | 5.50±0.10 (217)   |  |  |  |
| $TP_{Y}$          | 65.00±0.10 (2559) |  |  |  |
| $P_{X}$           | 7.40±0.05 (291)   |  |  |  |
| $P_{Y}$           | 2.60±0.05 (102)   |  |  |  |
| X                 | 5.85±0.05 (230)   |  |  |  |
| Y                 | 1.02±0.05 (41)    |  |  |  |
| Z                 | 0.40±0.05 (16)    |  |  |  |
| N (pocket number) | 234               |  |  |  |

 Jul 2011
 P 60/62
 Rev 1.1
 SSD1309

## 15.2 SSD1309UR1 Detail Dimension

Figure 15-2 SSD1309UR1 Detail Dimension



**SSD1309** | Rev 1.1 | P 61/62 | Jul 2011

天猫店铺网址:https://telesky.tmall.com

 Solomon Systech
 Jul 2011
 P 62/62
 Rev 1.1
 SSD1309