A Case Study for Performance Optimization of Parallel Applications

Wei Xue


Department of Computer Science and Technology
Tsinghua University
2013-4-10

Outline


- A case study
 - Application introduction
 - Parallel Real-time Simulator for large scale power grid
 - How to parallelism and tuning?
 - Parallel algorithm design and optimization
 - Code Tuning based on IPF
- Some words at the end

Background – What is it?


 Power system is the most important infrastructure of our society



It is a large system...




It is a dynamic system...



It is a vulnerable system sometimes...

And the grid HAS transmission margin and violation is vulnerable to collapse

Blackout, US & CA August 14, 2003









Shut off power for 50 million people in the Northeast and in Canada and caused financial losses of over \$6 billion

Huge Power System, Great Challenge




Brief Background


Real-time simulators widely use in power system for device testing




Brief Background

- Future power grid becomes more and more complex and bring more challenges to RT Sim.
 - Very large scale power grid emergence
 - More and more high volume power device













Our solution







Device controller system

microsecond








Our Target

National Power System of China 2005




10188 nodes1072 generators3003 loads13499 transmission lines4 HVDCs

One case, serious fault,
10s dynamic process;
0.01s time step;
On Itanium2 1G CPU;
serial algorithm needs 25s
totally
Stimulated step(0.01s) need
0.6s

Workload analysis

workload



Stimulated Step (such as fault occurrence in power grid)
Mainly factoring, 70.3% in stimulated time step

- Where is the problem?
 - It is a computation intensive problem

Stimulated step(0.01s) need 0.6s

Our target: each time step < 0.01s

Mathematical Model

- Computational Model
 - Differential Algebra Equations

$$\dot{X} = f(X,V) = AX + Bu(X,V)$$
$$0 = I(X,V) - Y * V$$

Sparse linear equations

Y is unstructured and complex sparse matrix Convergence judgme for nodal voltage How to do?

Computation for

differential equations

Current computation

Computation for network equations

Over 70% time consumed

one simulation

Outline


- Application introduction
- How to parallelism and tuning?
 - Parallel algorithm design and optimization
 - Code Tuning based on IPF
- Some words at the end

Design of Parallel Algorithm

Parallelism based on Domain Decomposition

Differential equations are easy to parallel

Spatial parallel algorithm for linear network equations (AX=b)




Parallel Implementation of Ax=b


$$\begin{bmatrix} b_1 \\ \vdots \\ b_p \\ b_s \end{bmatrix} = \begin{bmatrix} A_1 & & & A_{1s} \\ & \ddots & & \vdots \\ & & A_p & A_{ps} \\ A_{s1} & \cdots & A_{sp} & A_s \end{bmatrix} \begin{bmatrix} x_1 \\ \vdots \\ x_p \\ x_s \end{bmatrix}$$

$$\begin{bmatrix} b_{1} & A_{1s} & A_{1s} \\ \vdots & \vdots & \vdots \\ b_{p} & A_{p} & A_{ps} \\ b_{s} - A_{s1}A_{1}^{-1}b_{1} \cdots - A_{sp}A_{p}^{-1}b_{p} \end{bmatrix} = \begin{bmatrix} A_{1} & A_{1s} & A_{1s} & \vdots \\ A_{p} & A_{ps} & A_{ps} \\ 0 & \cdots & 0 & A_{s} - A_{s1}A_{1}^{-1}A_{1s} \cdots - A_{sp}A_{p}^{-1}A_{ps} \end{bmatrix} \begin{bmatrix} x_{1} \\ \vdots \\ x_{p} \\ x_{s} \end{bmatrix}$$

Problems of Traditional Parallel Algorithm



Baseline Parallel Algorithm




Where to find the performance?

Communication and task partitioning

Communication Reduction

- Our solution
 - Integrate two collective communications into one
 - Relative deviation of currents used for convergence
 - About 16%performanceincrease



Task Partitioning

Unstructured network brings difficulty in task partitioning

Possible ways


 Simple regional partition with little communication but load imbalance

 Traditional Graph partition with more load balance but more cutting edges and more computation in boundary system

– How to make balance between the two?


$$\begin{bmatrix} b_1 \\ \vdots \\ b_p \\ b_s \end{bmatrix} = \begin{bmatrix} A_1 & & & A_{1s} \\ & \ddots & & \vdots \\ & & A_p & A_{ps} \\ A_{s1} & \cdots & A_{sp} & A_s \end{bmatrix} \begin{bmatrix} x_1 \\ \vdots \\ x_p \\ x_s \end{bmatrix}$$

Task Partitioning



coarsing

Use Network coarsing with regional info. to estimate the computation overhead of each partition more accurately



Take the BBDF algorithm into account during partition

for

partition


$$F(p) = \underset{i=1,..,p}{Max}(CompCost_i) + CompCost_{Boundary}$$

Refine

results

Task Partitioning

Performance improvement for our test case
 With 12 CPUs, the efficiency of our algorithm is about 63% higher than that of METIS.



Cluster: 4 Intel Xeon PIII700MHz CPUs/node + Myrinet

Outline

- Application introduction
- How to parallelism and tuning?
 - Parallel algorithm design and optimization
 - Code Tuning based on IPF
- Some words at the end

Why to do code tuning – App. View

Real-time simulation still can not be achieved


 HP 4xItanium 2 1G node +
 Parallel Degree 1 2 4 8

 Myrinet Time step: 0.01s
 Stimulated step 0.661s 0.196s 0.082s 0.024s

 10s simulation 25.80s 11.83s 7.333s 4.314s


 The computation load increase of the stimulated step is due to the network equation reconfiguration and matrix refactoring of the sub-domain with fault

Why to do code tuning – Sys. View



Speed	1ns	10ns	100ns	10ms	10sec
Size	В	KB	МВ	GB	ТВ

Why to do code tuning – Sys. View



Code analysis before tuning

- Global characteristics
 - Developed by C + MPI
 - Float point ops dominated
 - Memory malloc and free used for parallelism -> many pointer ops
- Very Sparse Network and Matrix computation is the bottleneck in computation
 - Avg. Sparse degree of A <10% -> many branches + vacant loops -> Poor CPU usage and memory access

Optimization Steps


1. Compiler perspective optimization

Code optimization

- 1. One Code transformation Example
- 2. MKL and Intel Compiler math library Used

Compiler perspective optimization

Comments	Compiler Switches	Results correct?	Performance improvement	alternativ e
Intel Compiler	9.0			
Baseline	-02	Correct	/	
C 10	-03	Correct	5%	
General Opt.	+ -ipo	Correct	3%	
	+ -prof_gen/use	Correct	9.5%	
Floating point Opt.	+ -ftz -IPF_fltacc -IPF_fma -IPF-fp-relaxed	Correct	19%	
Addressing performance Opt.	+ -fno_alias	WRONG		-restrict (4%)



数组Lr和Li表示**按列连续存储**的矩阵元素;数组idiag表示矩阵各列对角元所在的位置;数组jno表示矩阵元素的行号;kk表示矩阵维数。

Kp 矩阵非零元总数

 Using Local variables to reduce loads from memory

```
for( ip=1; ip<kk; ip++ )
          if( ee != ip ) {
          e = jno[ip]-1;
          br[e] -= (bri*Lr[ip] - bii*Li[ip]);
          bi[e] -= (bri*Li[ip] + bii*Lr[ip]);
          else {
          i++; ee = idiag[i+1]-1;
          bri = br[i];
           bii= bi[i];
```

Complex operations introduced

```
_{real} ct1 = br[0]; _{imag} ct1 = bi[0];
for( ip=1; ip<kk; ip++ )
{
            if( ee != ip ) {
            _{\text{real}} ct2 = Lr[ip]; _{\text{imag}} ct2 = Li[ip];
            ct3 = ct1*ct2:
            e = jno[ip]-1;
            br[e] -= __real__ ct3; bi[e] -= __imag__ ct3;
            else {
            i++; ee = idiag[i+1]-1;
            _{\text{real}} ct1 = br[i]; _{\text{imag}} ct1 = bi[i];
```

MKL and Intel Compiler math library

- Vector triangle functions in MKL used
- link Intel compiler math library instead of gcc math library

Final Result after tuning


Parallel Degree (Partition number)	1	2	4	8
The stimulated step (before optimizations)	0.661s	0.196s	0.082s	0.024s
The stimulated step (after optimizations)	0.09s	0.03s	0.01s	0.006s
The long period simulation	25.8s	11.83s	7.33s	4.31s
The long period simulation	14.9s	6.63s	4.25s	2.46s

Meet the requirement of Real-time Simulation


Outline

- Application introduction
- How to parallelism and tuning?
 - Parallel algorithm design and optimization
 - Code Tuning based on IPF
- Some words at the end


Development Cycle



Questions I would like to ask myself




Useful methods I would like to use




Amdahl's Law

 Describes the upper bound of parallel execution speedup



Serial code limits speedup

From SIGCSE 2010



Puppeteer	Structured-Grids Spectral-Methods Monte-Carlo
Concurrent Algorithm Strategy Patterns Task-Parallelism Recursive-splitting Pipeline	Discrete-Event Speculation Geometric-Decomposition
Implementation Strategy Patterns SPMD Fork/Join Loop-Par. Strict-Data-Par. Actors BSP Program structure Master/Worker Task-Queue Graph-Partitioning	Shared-Queue Distributed-Array Shared-Hash-Table Shared-Data Data structure
Parallel Execution Patterns MIMD Thread-Pool Task-Graph SIMD Speculation Data-Flow	Message-Passing Collective-Comm. Point-To-Point-Sync. Collective-Sync. Transactional-Mem.

Digital-Circuits

SIMD

Speculation


Advancing "program counters"

Transactional-Mem.

Coordination

Mutual-Exclusion

Performance Optimization Cycle



Useful tools I would like to use

