

108081032 李威辰

Layout:


MUX21:




FA:




ADDER3:




DRC summary report of ADDER3:




The message of passing LVS of ADDER3:



LVS schematic of ADDER3. src. net (screenshot of the text file):





What else did you do to enhance your layout quality? 用 A 去對齊,並且盡可能地將 metal2 縮短以便其他線路也可用 metal2 What have you learned from this homework?

這個作業讓我體會到 layout 真的有夠難畫,要想辦法縮面積又要讓線路好接,總之花了我非常多時間。

What problem(s) have you encountered in this homework? 面積一直縮不小,因為線路要想辦法接順,而且 MUX、FA 的邏輯化簡可能我還要去顯辦法再縮短,總之總面積的部分我還要取學習改進。