

CSC 236

ARM

Advanced RISC Machine

- Family of microprocessors
- Designed by ARM holdings
- Licenses semiconductor design
- ... but doesn't manufacture any chips

Advantages

- Low transistor count
- Low power usage
- Ideal for embedded systems



Dominates the embedded market

- 95% of phones
- 35% of hi-tech consumer devices
- Apple is using 8- to 10-core 5nm ARM processor in newest systems

Apple announced the M2 SoC on June 6, 2022, at WWDC, along with the new MacBook Air and the new 13-inch MacBook Pro and later the iPad Pro (6th generation). It is the successor to the Apple M1. The M2 is made with TSMC's "Enhanced 5-nanometer technology" N5P process and contains 20 billion transistors, a 25% increase from the previous generation M1. The M2 can be configured with up to 24 gigabytes of RAM and 2 terabytes of storage. It has 8 CPU cores (4 performance and 4 efficiency) and up to 10 GPU cores. The M2 also increases the memory bandwidth to 100 GB/s. Apple claims CPU improvements up to 18% and GPU improvements up to 35% compared to the previous M1

Characteristics

- Load/store architecture
 - Data loaded from memory into registers
 - Operations on registers
 - Data stored from registers into memory
- Instructions
 - All are same size
 - Execute in one cycle*
- Two powerful extensions compared to 8086
 - Conditional execution
 - Optionally set condition codes
- Many variants
 - We'll look at the 32-bit architecture

(*) per pipeline stage excluding load and store

Programmer's model

- 4GB address space (that's 32 bits of addresses)
- Data size
 - O Byte (8 bits)
 - Halfword (16 bit)
 - Word (32 bits)
- Registers
 - o 16 registers, each 32-bit
 - General purpose: r0 r12
 - SP: r13 stack pointer
 - LR: r14 link register (like BP)
 - PC: r15 program counter
 - A status register for condition codes

Memory operations

- Load and store
 - Other instructions can't access memory
 - O Source is unmodified.
- Different instructions for:
 - Data size
 - Signed/unsigned

Load

Instruction	Operands	Notes
LDR	rd, =var	rd _ address of variable
LDR	rd, =const	rd — immediate constant
LDR	rd, [rn]	rd 🗲 value at rn
LDR	rd, [rn, rm]	rd 🗲 value at rn + rm
LDR	rd, [rn, #n]	rd 🗲 value at rn + #n 🥌
LDR	rd, [rn], #n	rd - value at rn ; rn - rn + #n

No LDR r1, [var]

Instead: LDR r1, =var LDR r1, [r1]

I'm like a post-increment.

Store

Notice, source and destination are reversed.

Instruction	Opera	Notes
STR	rs, [rn]	[rn] 🚾 rs
STR	rs, [rn, rm]	[rn + rm]
STR	rs, [rn, #n]	[rn + #n] 🗀 rs
STR	rs, [rn], #n	[rn] - rs; rn - rn + #n

Data Size

Instruction	Data size
LDR	Word size (32 bits)
LDRH	Halfword, load into low-order 16 bits, zero-fill high-order 16 bits
LDRB	Byte, load into low-order 8 bits, zero-fill high-order 24 bits
LDRSH	Signed halfword, load into low-order 16 bits and sign-extend to 32 bits
LDRSB	Signed byte, load into low-order 8 bits and sign-extend
STR	Word size (32 bits) Don't need signed versions of these
STRH	Halfword, from the low-order 16 bits.
STRB	Byte, from the low-order 8 bits.

Move

- Load and store are for memory operations
- Not for copying between registers.

Instructio n	Operands	Notes
MOV	rd, rn	rd 🗀 rn

Add and subtract

Instruction	Operands	Notes
ADD	rd, rn, rm	rd 🗲 rn + rm
ADD	rd, rn, #n	rd 🗲 rn + #n
SUB	rd, rn, rm	rd 🧲 rn - rm
SUB	rd, rn, #n	rd 🗲 rn - #n

Optionally set condition code

suffix "s" says "set condition codes" This applies to many instructions

Multiply and Divide

Instruction	Operands	Notes Signed and Unsigned
UMULL	rdhi, rdlo, rm, rs	rdhi:rdlo rm * rs versions of these operations.
SMULL	rdhi, rdlo, rm, rs	rdhi:rdlo 🕒 rm * rs
		Multiply yields 64 bits
UDIV	rd, rm, rn	rd - rn / rm
SDIV	rd, rm, rn	rd rn / rm

Multiply and Divide

Instruction	Operands	Notes
UMULL	rdhi, rdlo, rm, rs	rdhi:rdlo - rm * rs Some restrictions o
SMULL	rdhi, rdlo, rm, rs	rdhi:rdlo rm * rs what registers you can use here.
UDIV	rd, rm, rn	rd - rn / rm Divide may not be
SDIV	rd, rm, rn	rd - rn / rm implemented in hardware.

Compare

Instruction	Operands	Notes
CMP	rd, rn	rd?rn
CMP	rd, #n	rd ? #n

- Like x86
 - Performs subtraction
 - Discards result
- Always sets the condition codes

Status register


- 4 primary bits
 - Similar to Intel
 - N, Z, C, V like SF, ZF, CF, OF
- N negative
 - \bigcirc 0 \Rightarrow result is positive (or zero)
 - \bigcirc 1 \Rightarrow result is negative
 - O Same as Intel SF
- \bullet Z zero
 - \bigcirc 0 \Rightarrow result is not zero
 - 1 ⇒ result is zero
 - Same as Intel ZF

- V signed overflow
 - \bigcirc 1 \Rightarrow signed overflow
 - \bigcirc 0 \Rightarrow no signed overflow
 - Same as Intel OF
- C unsigned overflow
 - \circ C = carry out
 - Not exactly the same
 as Intel CF


0001

- <u>0010</u>

0001 - <u>0010</u>



Assume leading



Redistribute

0111

10001

- <u>0010</u>

1

Redistribute

•

0111

10001

- <u>0010</u>

1111

SF = 1

ZF = 0

OF =

CF =


```
1
0111
<del>1</del>0001
- <u>0010</u>
1111
```

```
SF = 1

ZF = 0

OF = +1-2 — no signed overflow

CF =
```



1 **0111** 10001 - <u>0010</u> 1111 SF = 1 ZF = 0 OF = 0 CF = 1

Did you need to borrow into the high-order bit.

Makes sense. 1-2 is an unsigned overflow.


Status register


- 4 primary bits
 - Similar to Intel
 - N, Z, C, V like SF, ZF, CF, OF
- N negative
 - \bigcirc 0 \Rightarrow result is non-negative
 - \bigcirc 1 \Rightarrow result is negative
 - Same as Intel SF
- \bullet Z zero
 - \circ 0 \Rightarrow result is not zero
 - 1 ⇒ result is zero
 - Same as Intel ZF

- V signed overflow
 - 1 ⇒ signed overflow
 - \bigcirc 0 \Rightarrow no signed overflow
 - Same as Intel OF
- C unsigned overflow
 - \circ C = carry out
 - Not the same as Intel CF
 - O Semantics: depends on operation

Unsigned overflow	Intel	ARM
Add	CF = 1	C = 1
Sub	CF = 1	C = 0

Subtraction on ARM





	I	I	I	
		Flags	Arithmetic	Compare
SIGNI	ED			
PL	Plus	N=0	Positive result	
MI	Minus	N=1	Negative result	
VC	Overflow clear	V=0	No signed ovfl	
VS	Overflow set	V=1	signed overflow	
GE	Greater / equal	N=V	result ≥ 0	dest ≥ source
GT	Greater	Z=0 & N=V	result > 0	dest > source
LE	Less / equal	Z=1 or N ≠ V	result ≤ 0	dest ≤ source
LT	Less	N≠V	result < 0	dest < source

These are the names for these comparisons.

		Flags	Arithmetic	Compare	
SIGN	ED				dest - source
PL	Plus	N=0	Positive result		
MI	Minus	N=1	Negative result		
VC	Overflow clear	V=0	No signed ovfl		
VS	Overflow set	V=1	signed overflow		Result should be non-negative unless
GE	Greater / equal	N=V	result ≥ 0	dest ≥ source <	there's overflow
GT	Greater	Z=0 & N=V	result > 0	dest > source	Same as 8086
LE	Less / equal	Z=1 or N ≠ V	result ≤ 0	dest ≤ source	
LT	Less	N≠V	result < 0	dest < source	

		Flags	Arithmetic	Compare
SIGNE	ED			
PL	Plus	N=0	Positive result	
MI	Minus	N=1	Negative result	
VC	Overflow clear	V=0	No signed ovfl	
VS	Overflow set	V=1	signed overflow	
GE	Greater / equal	N=V	result ≥ 0	dest ≥ source
GT	Greater	Z=0 & N=V	result > 0	dest > source
LE	Less / equal	Z=1 or N ≠ V	result ≤ 0	dest ≤ source
LT	Less	N≠V	result < 0	dest < source -

		Flags	Arithmetic	Compare
SIGN	ED			
PL	Plus	N=0	Positive result	
MI	Minus	N=1	Negative result	
VC	Overflow clear	V=0	No signed ovfl	
VS	Overflow set	V=1	signed overflow	
GE	Greater / equal	N=V	result ≥ 0	dest ≥ source
GT	Greater	Z=0 & N=V	result > 0	dest > source -
LE	Less / equal	Z=1 or N ≠ V	result ≤ 0	dest ≤ source
LT	Less	N≠V	result < 0	dest < source

		Flags	Arithmetic	Compare	Or, after an arithmetic
SIGN	ED				operation
PL	Plus	N=0	Positive result		
MI	Minus	N=1	Negative result		The condition codes
VC	Overflow clear	V=0	No signed ovfl		tell you what you got.
VS	Overflow set	V=1	signed overflow		
GE	Greater / equal	N=V	result ≥ 0	dest ≥ source	
GT	Greater	Z=0 & N=V	result > 0	dest > source	
LE	Less / equal	Z=1 or N ≠ V	result ≤ 0	dest ≤ source	
LT	Less	N≠V	result < 0	dest < source	

		Flags	Arithmetic	Compare
UNSI	GNED			
CS	Carry set	C=1	Add overflow	dest ≥ source _
СС	Carry clear	C=0	Sub overflow	dest < source
НІ	High	C=1 & Z=0	Sub result > 0	dest > source
LS	Low or same	C=0 or Z=1	Sub result ≤ 0	dest ≤ source
вотн	I SIGNED AND UN	ISIGNED		
EQ	Equal	Z=1	Equal	dest = source
NE	Not equal	Z=0	Not equal	dest ≠ source
AL	Always		Unconditional	

Remember, carry is backward on

subtraction

		Flags	Arithmetic	Compare
UNSI	GNED			
CS	Carry set	C=1	Add overflow	dest ≥ source
СС	Carry clear	C=0	Sub overflow	dest < source <
НІ	High	C=1 & Z=0	Sub result > 0	dest > source
LS	Low or same	C=0 or Z=1	Sub result ≤ 0	dest ≤ source
BOTH	I SIGNED AND UN	ISIGNED		
EQ	Equal	Z=1	Equal	dest = source
NE	Not equal	Z=0	Not equal	dest ≠ source
AL	Always		Unconditional	

Negation of the CS

(≥) test.

		Flags	Arithmetic	Compare
UNSI	GNED			
CS	Carry set	C=1	Add overflow	dest ≥ source
СС	Carry clear	C=0	Sub overflow	dest < source
НІ	High	C=1 & Z=0	Sub result > 0	dest > source -
LS	Low or same	C=0 or Z=1	Sub result ≤ 0	dest ≤ source =
вотн	I SIGNED AND UN	ISIGNED		
EQ	Equal	Z=1	Equal	dest = source
NE	Not equal	Z=0	Not equal	dest ≠ source
AL	Always		Unconditional	

CS test (≥), excluding zero.

Negation of HI (>)

test.

		Flags	Arithmetic	Compare	Or, after an unsigned
UNSI	GNED				arithmetic operation.
CS	Carry set	C=1	Add overflow	dest ≥ source	This tells you what you got.
CC	Carry clear	C=0	Sub overflow	dest < source	
HI	High	C=1 & Z=0	Sub result > 0	dest > source	
LS	Low or same	C=0 or Z=1	Sub result ≤ 0	dest ≤ source	
вотн	I SIGNED AND UN	ISIGNED			
EQ	Equal	Z=1	Equal	dest = source	
NE	Not equal	Z=0	Not equal	dest ≠ source	
AL	Always		Unconditional		

		Flags	Arithmetic	Compare
UNSI	GNED			
CS	Carry set	C=1	Add overflow	dest ≥ source
СС	Carry clear	C=0	Sub overflow	dest < source
HI	High	C=1 & Z=0	Sub result > 0	dest > source
LS	Low or same	C=0 or Z=1	Sub result ≤ 0	dest ≤ source
вотн	I SIGNED AND UN	ISIGNED		
EQ	Equal	Z=1	Equal	dest = source <
NE	Not equal	Z=0	Not equal	dest ≠ source
AL	Always		Unconditional	
	-	-	-	-

Branch Instructions

Instruction	Operands	Notes
beq	label	Branch if equal (Z=1)
bne	label	Branch if not equal (Z=0)
bcs	label	Branch if carry set (C=1, overflow on add, no overflow on subtract, dest ≥ source)
bpl	label	Branch if result is positive (N=0)
bge	label	Branch if greater than (Z=0 and N=V)
bal	label	Always jump

We can use labels, just like with MASM.

A branch instruction for every condition, including "Always"

• Goal: abs(r4)

- Goal: abs(r4)
 - \circ Depends on r0 = 0
 - (ldr r0, #0)

- Goal: abs(r4)
 - O Depends on r0 = 0
 - (ldr r0, #0)
- Code

```
cmp r4, #0
```

- Goal: abs(r4)Depends on r0 = 0(ldr r0, #0)
- Code

```
cmp r4, #0
bpl skip
```

Branch if plus (result > 0)

```
    Goal: abs(r4)
    Depends on r0 = 0
    (ldr r0, #0)
    Code
    cmp r4, #0
    bpl skip
    sub r4, r0, r4
    skip:
```

```
Goal: abs(r4)Depends on r0 = 0(ldr r0, #0)
```

Code

```
cmp r4, #0
bpl skip
sub r4,r0,r4
skip:
```

- Condition execution
 - Execute sub conditionally
 - If result < 0
- Code

```
cmp r4, #0

bpl skip

submi r4, r0, r4
```

Execute sub if minus (result < 0)

```
Goal: abs(r4)Depends on r0 = 0(ldr r0, #0)
```

Code


```
cmp r4, #0
bpl skip
sub r4,r0,r4
skip:
```

- Condition execution
 - Execute sub conditionally
 - O If result < 0
- Code

```
cmp r4, #0

bpl skip

submi r4, r0, r4
```



- Fewer instructions
 - Yes! That's good.
 - O But the real reason for this is ...
 - ... pause for architecture lesson

Pipelining

- Modern architectures are pipelined
 - Execution is divided into stages
 - Instructions pass from stage to stage
 - Like cars on an assembly line
 - Multiple instructions"in flight"
 - Increases parallelism
 - Working on multiple instructions at once
 - Increases clock speed
 - Less to do in each pipeline stage.



- Suppose there are 3 stages
 - Fetch
 - Decode
 - Execute
- Fetch
 - O Gets instruction and operands (if any) from memory
- Decode
 - Executes logic to understand and dispatch instruction
- Execute
 - O Performs requested operation

Early ARM had 3-stage pipeline

	1	2	3	4	5	6	7	8
LDR				time				
ADD				unic				
BEQ	tions							
MOV	instructions							
STR	.E _							
CMP								

	1	2	3	4	5	6	7	8
LDR	F							
ADD								
BEQ								
MOV								
STR								
CMP								

	1	2	3	4	5	6	7	8
LDR	F	D						
ADD		F						
BEQ								
MOV								
STR								
CMP								

	1	2	3	4	5	6	7	8
LDR	F	D	E					
ADD		F	D					
BEQ			F					
MOV								
STR								
CMP								

	1	2	3	4	5	6	7	8
LDR	F	D	E					
ADD		F	D					
BEQ			F					
MOV	TAN	/hat ha <u>r</u>	mens n	0w2				
STR	W	hich in	structio	n is				
	M	ext? IOV?						
	C	MP?						
CMP								

	1	2	3	4	5	6	7	8
LDR	F	D	E					
ADD		F	D					
BEQ			F					
MOV	Δ	RM as	SIIMAS	branch				
STR	N	OT tak	cen;	yı ancı	•			
		etches l estruct						
CMP								

	1	2	3	4	5	6	7	8
LDR	F	D	E					
ADD		F	D	E				
BEQ			F	D				
MOV				F				
STR								
CMP								


	1	2	3	4	5	6	7	8	
LDR	F	D	E						
ADD		F	D	E					
BEQ			F	D	E	Knows	now if	branch	was
MOV				F	D	taken			
STR					F	If not ta	ken; k	eep goi	ing
						What if	branc	h is tak	en?
CMP									

	1	2	3	4	5	6	7	8	
LDR	F	D	E						
ADD		F	D	E					
BEQ			F	D	E	Do		ant the	
MOV				F	D		Flush		
STR					F	•	Undo	any eff	iects
						•		fects in e pipel	
							_	-	
CMP									

	1	2	3	4	5	6	7	8	
LDR	F	D	E						
ADD		F	D	E					
BEQ			F	D	E	De			
MOV				F	D			ant the pipelir	
STR					F	•	Undo	any eff	fects
						•		fects in le pipel	
СМР						F			

Pipelining performance

- One instruction
 - O 3 cycles to complete
- N instructions
 - Without flushing pipeline
 - O N + 2 cycles to complete
 - O Not 3N
- Performance enhancement
 - Clock speed is ~ 3 times faster (shorter)
 - If average N instructions between branches (flushes)
 - N + 2 versus 3N



	1	2	3	4	5	6	7	8
LDR								
CMP		cmp	r4, #0					
SUBMI			i r4,r					
MOV								
STR								
• • •								
• • •								
• • •								

	1	2	3	4	5	6	7	8
LDR	F	D	E					
CMP		F	D					
SUBMI			F					
MOV								
STR								
• • •								
• • •								

	1	2	3	4	5	6	7	8	
LDR	F	D	E						
CMP		F	D	E					
SUBMI			F	D	E 🕠	Only execute if mi (minus			
MOV				F	D				
STR					F				
• • •									
• • •									
• • •									

	1	2	3	4	5	6	7	8
LDR	F	D	E					
CMP		F	D	E				
SUBMI			F	D	E			
MOV				F	D	E		
STR					F	D	E	
						F	D	E
• • •							F	D
								F

	Conditionally executed	Optionally set CC
ADD /SUB	Yes	Yes — N,Z,C,V
AND / ORR / EOR	Yes	Yes — N,Z,C
вхх	Yes	No
СМР	Yes	Always
LDR / STR	Yes	No
MOV	Yes	Yes — N,Z,C
STMDB / LDMIA	Yes	No
UMUL / SMULL	Yes	Yes — N,Z

- How to code
 - Conditional execution
 - Set CC
- Format

opcodecondset

- cond Execution depends on CC
 - o addmi
 - o subpl
- set 's'
 - o adds Can be combined:
 - o subs addmis

```
add r0, r0, #1 r0=r0 +1
add r0, r0, #10 r0=r0 +10
add r0, r0, #100 r0=r0 +100
add r0, r0, #999 illegal
add r0, r0, #1000 r0=r0 +1000
add r0, r0, #1000 illegal
add r0, r0, #1001 illegal
```

- X86 operands can be encoded in additional bytes.
 - If immediate is byte data component is 1 byte
 - If immediate is word data component is 2 bytes
 - Variable length instructions
- ARM machine instructions are always 32 bits
- Bits are needed for
 - Opcode
 - Operands
- We can't spend all 32 bits on an immediate value ... what to do?

ARM uses 12 bits for immediate value

○ Rotate — 4 bits 0-15

Value — 8 bits 0-255

Take this 8-bit value.

Rotate it right by 2x this many bits.

- Why rotate right?
 - Rotate left by N bits is just rotate right by 32 N.
- This produces a 32-bit value
 - But just some 32-bit values.
 - ... hopefully, the ones you need most often.

ROT	F	E	D	С	 1	0
2 x ROT	30	28	26	24	2	0
Rot left	2	4	6	8	30	0
Multiply	4	16	64	256	2 ³⁰	1

ROT	F	E	D	С	 1	0
2 x ROT	30	28	26	24	2	0
Rot left	2	4	6	8	30	0
Multiply	4	16	64	256	2 ³⁰	1

0000 0000 0000 0000 0000 0000 abcd efgh

Any sequence of 8 bits.

ROT	F	Е	D	С	 1	0
2 x ROT	30	28	26	24	2	0
Rot left	2	4	6	8	30	0
Multiply	4	16	64	256	2 ³⁰	1

0000 0000 0000 0000 0000 <mark>0000 abcd efgh</mark>

0000 0000 0000 0000 0000 abcd efgh 0000

ROT	F	Е	D	С	•••	1	0
2 x ROT	30	28	26	24		2	0
Rot left	2	4	6	8		30	0
Multiply	4	16	64	256		2 ³⁰	1

0000 0000 0000 0000 0000 0000 abcd efgh

0000 0000 0000 0000 abcd efgh 0000 0000

ROT	F	E	D	С	 1	0
2 x ROT	30	28	26	24	2	0
Rot left	2	4	6	8	30	0
Multiply	4	16	64	256	2 ³⁰	1

0000 0000 0000 0000 0000 0000 abcd efgh gh00 0000 0000 0000 0000 0000 00ab cdef

ROT	F	E	D	С	 1	0
2 x ROT	30	28	26	24	2	0
Rot left	2	4	6	8	30	0
Multiply	4	16	64	256	2 ³⁰	1

• **Generate #1000**

- 0 1000 = 11111101000₂ = 111111010₂ * 4
- Rotate = F
- Value = 11111010₂ = FA

ROT	F	E	D	С	 1	0
2 x ROT	30	28	26	24	2	0
Rot left	2	4	6	8	30	0
Multiply	4	16	64	256	2 ³⁰	1

- Cannot generate #999
- Cannot generate #1001

(that's 1111100111₂) (that's 1111101001₄,)

