
Microcode machine


CSC 236




Microprogramming

- A way to implement machine instructions
- Not visible to assembler programmer
 - Not the ISA -- instruction set architecture
 - Implements the ISA
- A machine instruction (ISA)
 - O Consists of 1 or more micro-operations
- Each micro-operation will
 - Control data flow
 - Activate function units in the CPU

Analogous to a subroutine call ... but invisible






Power of microcode

- Microcode gives hardware its personality (defines what machine instructions do)
- Less expensive processors have the same instruction set as expensive processors
- One system can emulate another system
- Potential performance improvement

Let's build our machine



Machine characteristics

- Very simple embedded CPU
- 256 bytes of memory
- 2 programmer-accessible 8-bit registers
 - O Accumulator (like ax on the 8086)
 - O Index register (like si on the 8086)
- 2 machine code formats
 - O 1 byte OPCODE
 - O 2 byte OPCODE OPERAND

Machine Code Formats

1 byte OPCODE

- In OPCODE
 - Instruction description
 - Registers used (if any)
- Most operations w/ only regs

```
clear acc    ;acc=0
inc index    ;index=index+1
dec acc    ;acc=acc-1
add index,acc ;index=index+acc
sub acc,index ;acc=acc-index
All this will go in
```

the opcode.

2 bytes OPCODE OPERAND

- OPCODE is same
- OPERAND
 - Memory address
 - Immediate data

```
load acc,[var] ;acc=[var]
add index,[var] ;index=index+[var]
load index,25 ;index=25
sub acc,[var] ;acc=acc-[var]

This will require
an extra byte.
```

Constants

- Consider
 - o clear acc
 - Sets acc to 0
 - ω μορ: acc = 0
- Where does the value 0 come from?
- Consider
 - inc index
 - \circ µop: index = index + 1
- Where does the value 1 come from?

000	program counter
001	instruction register
010	instruction register
011	constant 0
100	constant 1
101	accumulator
110	index register
111	µcode work register

000	program counter
001	instruction register
010	instruction register
011	constant 0
100	constant 1
101	accumulator
110	index register
111	µcode work register

2 are programmer accessible

000	program counter
001	instruction register
010	instruction register
011	constant 0
100	constant 1
101	accumulator
110	index register
111	µcode work register

6 are used internally by microcode


2 are programmer accessible


000	program counter
001	instruction register
010	instruction register
011	constant 0
100	constant 1
101	accumulator
110	index register
111	µcode work register


next sequential instruction OPCODE OPERAND

25% of registers are just constants!


temporary storage










3 switches that control bus routing Addr bus and data bus going to memory addr = memory location (out); data = value (in/out)







nelds 8 registers = 3 bits




Rules for moving data between the CPU and memory




Carries the desired address from the CPU to memory

For example: 20 lines address 2²⁰ bytes




32-bit system
Can address
2³² bytes = 4 GB


16-bit system
Can address
2¹⁶ bytes = 64 KB




Carries data between the CPU and memory 8 lines = 1 byte




0 = no work for memory 1 = work for memory



0 = read operation1 = write operation






ALU S2 S3 AV

R/W A bus

B bus C bus

S1


2 = 3 =




Read access

S2 = 0

S3






Operations located in μ ROM


Internal, read-only memory


Not part of main memory.




μ **OP** store (in μ **ROM**)


16 bits wide








Example 1: clear acc




S1	ALU	S2	S3	AV	R/W	Α	bus	В	bus	С	bus

Example 1: clear acc




S1	ALU	S2	S3	AV	R/W	A bus	B bus	C bus


Example 1: clear acc




S1	ALU	S2	S3	AV	R/W	A bus	B bus	C bus



S1	ALU	S2	S3	AV	R/W	A bus	B bus	C bus
						011		



<mark>S1</mark>	ALU	S2	S3	AV	R/W	A bus	B bus	C bus
0						011		




S1	<mark>ALU</mark>	S2	S3	AV	R/W	A bus	B bus	C bus
0	10					011		

pass A


register 5

register 3


acc ← 0




S1	ALU	<mark>S2</mark>	S3	AV	R/W	A bus	B bus	C bus
0	10	0				011		




S1	ALU	S2	S3	AV	R/W	A bus	B bus	C bus
0	10	0				011		101






S2

OPCODE OPERANI




ALU

```
\mu wr \leftarrow [var]
acc \leftarrow acc + \mu wr
```



S1	ALU	S2	S3	AV	R/W	A bus	B bus	C bus
			1	1			010	


```
µwr ← [var]
acc ← acc + μwr
```



S1	ALU	S2	S3	AV	R/W	A bus	B bus	C bus
1			1	1	0		010	


```
µwr ← [var]
acc ← acc + μwr

000 program counter
```




S1	ALU	S2	S3	AV	R/W	A bus	B bus	C bus
1	10		1	1	0		010	

pass A




S1	ALU	S2	S3	AV	R/W	A bus	B bus	C bus
1	10	0	1	1	0		010	111




S1	ALU	S2	S3	AV	R/W	A bus	B bus	C bus
1	10	0	1	1	0	000	010	111

```
µwr ← [var]
acc ← acc + μwr
```




S1	ALU	S2	S3	AV	R/W	A bus	B bus	C bus
1	10	0	1	1	0	000	010	101
0						101		

```
\mu wr \leftarrow [var]
acc \leftarrow acc + \mu wr
```



S1	ALU	S2	S3	AV	R/W	A bus	B bus	C bus
1	10	0	1	1	0	000	010	101
0			0			101	111	


```
µwr ← [var]
acc ← acc + μwr
```



S1	ALU	S2	S3	AV	R/W	A bus	B bus	C bus
1	10	0	1	1	0	000	010	101
0	00		0			101	111	


add

```
µwr ← [var]
acc ← acc + μwr
```



S1	ALU	S2	S3	AV	R/W	A bus	B bus	C bus
1	10	0	1	1	0	000	010	101
0	00	0	0			101	111	101

```
µwr ← [var]
acc ← acc + μwr
```



S1	ALU	S2	S3	AV	R/W	A bus	B bus	C bus
1	10	0	1	1	0	000	010	101
0	00	0	0	0	0	101	111	101

Simple

```
\circ acc = acc - 1 ?
```

Simple

```
\circ acc = acc - 1 ?
```

- O No ... not really.
- ALU does not subtract
- We can use two's complement addition

```
\circ acc = acc - 1 = acc + (-1)
```

- Simple
 - \circ acc = acc 1 ?
 - O No ... not really.
- ALU does not subtract
- We can use two's complement addition
 - \circ acc = acc 1 = acc + (-1)
 - Oops. No constant for -1
 - OK. We'll have to create it.

- Plan
 - O Create -1
 - \circ acc = acc + (-1)
- Where to create/store -1?
 - O μwr
 - \circ -1 = not 1 + 1

μOPs

```
\muwr = not 1

\muwr = \muwr + 1

acc = acc + \muwr
```

- 3 instructions
- We can do better


```
1 ;00000001

\mu wr = not 1 ;11111110

\mu wr = \mu wr + 1 ;11111111

acc = acc + \mu wr
```

```
\mu wr = not 0; 11111111
acc = acc + \mu wr
```



Code

```
var = var + (-acc)
```

- Steps
 - Fetch [var] into µwr
 - ∘ Build -acc into µwr
 - Calc [var] + (-acc)
 - Write [var]

There is only 1 work register

Code

```
var = var + (-acc)
```

- Steps
 - ∘ Fetch [var] into µwr
 - Build -acc into µwr
 - Calc [var] + (-acc)
 - Write [var]

- Requires
 - 5 operations
 - 2 work registers
- What will be the 2nd register?
 - After decoding OPCODE
 - OPCODE is no longer needed
 - Use IR 001

Code

```
var = var + (-acc)
```

- Steps
 - Fetch [var] into µwr
 - Build -acc into µwr
 - Calc [var] + (-acc)
 - Write [var]

```
read: μwr = [var]

IR<sub>001</sub> = not acc

IR<sub>001</sub> = IR<sub>001</sub> + 1 ; -acc
μwr = μwr + IR<sub>001</sub>
write: [var] = μwr
```

- 5 instructions
- Can do it in 3
- Two facts
 - \bigcirc -x = not(x) + 1 \Rightarrow not(x) = -x 1
 - Data read/write can be
 - Passed
 - Inverted
 - Added
 - Anded

```
read: \mu wr = [var]

IR_{001} = not acc

IR_{001} = IR_{001} + 1; -acc

\mu wr = \mu wr + IR_{001}

write: [var] = \mu wr
```

```
read: μwr = not [var]

μwr = μwr + acc

write: [var] = not μwr
```

```
\mu wr = -var - 1
\mu wr = -var - 1 + acc
[var] = not(-var - 1 + acc)
= -(-var - 1 + acc) - 1
= var + 1 - acc - 1
= var - acc
```

Summary

- Microcode gives hardware its personality (defines what machine instructions do)
- Different microprograms allow the same physical chip to execute widely varying machine instructions
- Can create optimized machine instructions for an application like word processing or an industry that runs specialized programs
- Clever micro programmers can make a big difference in chip performance