

Design of the MIPS ALU

Based on slides from Jeremy R. Johnson and William M. Mongan

Building Blocks

1. AND gate ($c = a \cdot b$)



| a | b | $c = a \cdot b$ |
|---|---|-----------------|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

2. OR gate ($c = a + b$)




| a | b | $c = a + b$ |
|---|---|-------------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

3. Inverter ($c = \bar{a}$)




| a | $c = \bar{a}$ |
|---|---------------|
| 0 | 1 |
| 1 | 0 |

4. Multiplexor
(if $d = 0$, $c = a$;
else $c = b$)



| d | c |
|---|---|
| 0 | a |
| 1 | b |




Full Adder


$$C_{out} = \bar{A}Bc + A\bar{B}c + A\bar{B}\bar{c} + A\bar{B}c + A\bar{B}c + A\bar{B}c + A\bar{B}c + A\bar{B}c$$

$$\underbrace{\bar{A}Bc + A\bar{B}c}_{Bc} + \underbrace{A\bar{B}\bar{c} + A\bar{B}c}_{Ac} + \underbrace{A\bar{B}c + A\bar{B}c}_{A\bar{B}}$$


- **Sum = parity(a, b, CarryIn)**
 - $a \text{ xor } b \text{ xor } c + a \bullet b \bullet c \equiv a \text{ xor } b \text{ xor } c$
- **CarryOut = majority(a, b, CarryIn)**
 - $b \bullet \text{CarryIn} + a \bullet \text{CarryIn} + a \bullet b + a \bullet b \bullet \text{CarryIn} \equiv$
 - $b \bullet \text{CarryIn} + a \bullet \text{CarryIn} + a \bullet b$



| a | b | CarryIn | Sum | CarryOut |
|---|---|---------|-----|----------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |




One-Bit ALU




Building a 32-Bit ALU

- Chain 32 1-Bit ALUs



Supporting Subtraction

- **Subtraction is equivalent to adding the inverse**
 - In two's complement $a + \bar{b} + 1$






Overflow and SLT




- **Modify last 1-Bit ALU**




- **SLT set if $(a < b) \Leftrightarrow a - b < 0$**
- **Check sign bit after subtraction**
- **Check overflow in last 1-Bit ALU**
- **Need to take overflow into account for SLT**

$-3 < 7$? IN FOUR BITS
 $-3 - 7 < 0$?
 $-3 \ 1101$
 $-7 \ 1001$
 $\hline 6 \ 0110$
 \uparrow SIGN BIT = 0
 So $-3 - 7 < 0$ is FALSE
 $-3 < 7$ is FALSE











32-Bit ALU with Sub and Slt




Support Beq

- $a = b \Leftrightarrow a - b = 0$
- $\text{Zero} = \overline{(\text{Result31} + \dots + \text{Result0})}$

Final 32-Bit ALU



| Control | Function |
|---------|----------|
| 000 | and |
| 001 | or |
| 010 | add |
| 110 | sub |
| 111 | slt |



Exercise 5: 32-bit ALU

Using the diagram on the next page, add necessary connections and show the values of all signals given that the two numbers at the inputs of the ALU are $A = 1$ and $B = 3$, and $\text{Binvert} = 1$, and $\text{Operation} = 3$.

Exercise 5

a=1

b=3

Binvert=1

Operation=3

Show all signals

