Data Sheet ADRF6612

DIGITAL LOGIC SPECIFICATIONS

Table 7.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Units
Input Voltage High	V _{IH}		1.4			V
Input Voltage Low	V _{IL}				0.70	V
Output Voltage High	V _{OH}	$I_{OH} = -100 \mu A$	2.3			V
Output Voltage Low	V_{OL}	$I_{OL} = 100 \mu A$			0.2	V
Serial Clock Period	t _{CLK}		38			ns
Setup Time Between Data and Rising Edge of SCLK	t _{DS}		8			ns
Hold Time Between Data and Rising Edge of SCLK	t _{DH}		8			ns
Setup Time Between Falling Edge of CS and SCLK	ts		10			ns
Hold Time Between Rising Edge of \overline{CS} and SCLK	tн		10			ns
Minimum Period for SCLK to Be in a Logic High State	t _{HIGH}		10			ns
Minimum Period for SCLK to Be in a Logic Low State	t _{LOW}		10			ns
Maximum Delay Between Falling Edge of SCLK and Output Data Valid for a Read Operation	taccess				231	ns
Maximum Delay Between CS Deactivation and SDIO Bus Return to High Impedance	tz				5	ns




Figure 2. Setup and Hold Timing Measurements