MPCxxx Instruction Set

This chapter lists the MPCxxx instruction set in alphabetical order by *mnemonic*. Note that each entry includes the instruction formats and a quick reference 'legend' that provides such information as the level(s) of the PowerPC architecture in which the instruction may be found—user instruction set architecture (UISA), virtual environment architecture (VEA), and operating environment architecture (OEA); and the privilege level of the instruction—user- or supervisor-level (an instruction is assumed to be user-level unless the legend specifies that it is supervisor-level); and the instruction formats. The format diagrams show, horizontally, all valid combinations of instruction fields.

Note that the *architecture* specification refers to user-level and supervisor-level as problem state and privileged state, respectively.

Instruction Formats

Instructions are four bytes long and *word*-aligned, so when instruction addresses are presented to the processor (as in branch instructions) the two low-order bits are ignored. Similarly, whenever the processor develops an instruction address, its two low-order bits are zero. Bits 0–5 always specify the *primary opcode*. Many instructions also have an *extended opcode*. The remaining bits of the instruction contain one or more fields for the different instruction formats.

Some instruction fields are reserved or must contain a predefined value as shown in the individual instruction layouts. If a *reserved field* does not have all bits *cleared*, or if a field that must contain a particular value does not contain that value, the instruction form is invalid.

Split-Field Notation

Some instruction fields occupy more than one contiguous sequence of bits or occupy a contiguous sequence of bits used in permuted order. Such a field is called a split field. Split fields that represent the concatenation of the sequences from left to right are shown in lowercase letters. These split fields— spr, and tbr—are described in Table 1.

Table 1. Split-Field Notation and Conventions

Field	Description	
spr (11–20)	This field is used to specify a special-purpose register for the mtspr and mfspr instructions.	
tbr (11–20)	This field is used to specify either the time base lower (TBL) or time base upper (TBU).	

Split fields that represent the concatenation of the sequences in some order, which need not be left to right (as described for each affected instruction) are shown in uppercase letters. These split fields—MB, ME, and SH—are described in Table 2.

Instruction Fields

Table 2 describes the instruction fields used in the various instruction formats.

Table 2. Instruction Syntax Conventions

Field	Description
AA (30)	Absolute address bit. 0 The immediate field represents an address relative to the current instruction address (CIA). The effective (logical) address of the branch is either the sum of the LI field sign-extended to 32 bits and the address of the branch instruction or the sum of the BD field sign-extended to 32 bits and the address of the branch instruction. 1 The immediate field represents an absolute address. The effective address (EA) of the branch is the LI field sign-extended to 32 bits or the BD field sign-extended to 32 bits. Note: The LI and BD fields are sign-extended to 32.
BD (16–29)	Immediate field specifying a 14-bit signed two's complement branch displacement that is concatenated on the right with 0b00 and sign-extended to 32 bits.
BI (11–15)	This field is used to specify a bit in the CR to be used as the condition of a branch conditional instruction.
BO (6-10)	This field is used to specify options for the branch conditional instructions.
crb A (11–15)	This field is used to specify a bit in the CR to be used as a source.
crb B (16–20)	This field is used to specify a bit in the CR to be used as a source.
CRM (12-19)	This field mask is used to identify the CR fields that are to be updated by the mtcrf instruction.
d (16–31)	Immediate field specifying a 16-bit signed two's complement integer that is sign-extended to 32 bits.
frC (21–25)	NOT USED BY MPCxxx.
fr D (6–10)	NOT USED BY MPCxxx.
frS (6-10)	NOT USED BY MPCxxx.
IMM (16–19)	NOT USED BY MPCxxx.
LI (6–29)	Immediate field specifying a 24-bit signed two's complement integer that is concatenated on the right with 0b00 and sign-extended to <u>32</u> bits.
LK (31)	Link bit. Does not update the link register (LR). Updates the LR. If the instruction is a branch instruction, the address of the instruction following the branch instruction is placed into the LR.
MB (21–25) and ME (26–30)	These fields are used in rotate instructions to specify a 32-bit mask.
NB (16–20)	This field is used to specify the number of bytes to move in an immediate string load or store.
OE (21)	This field is used for extended arithmetic to enable setting OV and SO in the XER.
OPCD (0-5)	Primary opcode field

Table 2. Instruction Syntax Conventions (Continued)

Field	Description
<i>rA</i> (11–15)	This field is used to specify a GPR to be used as a source or destination.
<i>r</i> B (16–20)	This field is used to specify a GPR to be used as a source.
Rc (31)	Record bit. Does not update the condition register (CR). Updates the CR to reflect the result of the operation. For integer instructions, CR bits 0–2 are set to reflect the result as a signed quantity and CR bit 3 receives a copy of the summary overflow bit, XER[SO]. The result as an unsigned quantity or a bit string can be deduced from the EQ bit. (Note that exceptions are referred to as interrupts in the architecture specification.)
r D (6–10)	This field is used to specify a GPR to be used as a destination.
<i>rS</i> (6–10)	This field is used to specify a GPR to be used as a source.
SH (16–20)	This field is used to specify a shift amount.
SIMM (16-31)	This immediate field is used to specify a 16-bit signed integer.
SR (12–15)	This field is used to specify one of the 16 segment registers.
TO (6-10)	This field is used to specify the conditions on which to trap.
UIMM (16–31)	This immediate field is used to specify a 16-bit unsigned integer.
XO (21–30, 22–30, 26–30)	Extended opcode field.

Notation and Conventions

The operation of some instructions is described by a semiformal language (pseudocode). See Table 3 for a list of pseudocode notation and conventions used throughout this chapter.

Table 3. Notation and Conventions

Notation/Convention	Meaning	
←	Assignment	
←iea	Assignment of an instruction effective address.	
٦	NOT logical operator	
*	Multiplication	
÷	Division (yielding quotient)	
+	Two's-complement addition	
_	Two's-complement subtraction, unary minus	
=, ≠	Equals and Not Equals relations	
<, ≤, >, ≥	Signed comparison relations	
. (period)	Update. When used as a character of an instruction mnemonic, a period (.) means that the instruction updates the condition register field.	

Table 3. Notation and Conventions (Continued)

Notation/Convention	n Meaning	
С	Carry. When used as a character of an instruction mnemonic, a 'c' indicates a carry out in XER[CA].	
е	Extended Precision. When used as the last character of an instruction mnemonic, an 'e' indicates the use of XER[CA] as an operand in the instruction and records a carry out in XER[CA].	
0	Overflow. When used as a character of an instruction mnemonic, an 'o' indicates the record of an overflow in XER[OV] and CR0[SO] for integer instructions.	
<u,>U</u,>	Unsigned comparison relations	
?	Unordered comparison relation	
&,	AND, OR logical operators	
II	Used to describe the concatenation of two values (that is, 010 111 is the same as 010111)	
⊕, ≡	Exclusive-OR, Equivalence logical operators (for example, (a ≡ b) = (a ⊕ ¬ b))	
0b <i>nnnn</i>	A number expressed in binary format.	
0x <i>nnnn</i>	A number expressed in hexadecimal format.	
(n)x	The replication of x, n times (that is, x concatenated to itself n – 1 times). (n)0 and (n)1 are special cases. A description of the special cases follows: • (n)0 means a field of n bits with each bit equal to 0. Thus (5)0 is equivalent to 0b00000. • (n)1 means a field of n bits with each bit equal to 1. Thus (5)1 is equivalent to 0b11111.	
(rA 0)	The contents of rA if the rA field has the value 1–31, or the value 0 if the rA field is 0.	
(rX)	The contents of rX	
x[n]	n is a bit or field within x, where x is a register	
x ⁿ	x is raised to the nth power	
ABS(x)	Absolute value of x	
CEIL(x)	Least integer ≥ x	
Characterization	Reference to the setting of status bits in a standard way that is explained in the text.	
CIA	Current instruction address. The 32-bit address of the instruction being described by a sequence of pseudocode. Used by relative branches to set the next instruction address (NIA) and by branch instructions with LK = 1 to set the link register. Does not correspond to any architected register.	
Clear	Clear the leftmost or rightmost <i>n</i> bits of a register to 0. This operation is used for rotate and shift instructions.	
Clear left and shift left	Clear the leftmost <i>b</i> bits of a register, then shift the register left by <i>n</i> bits. This operation can be used to scale a known non-negative array index by the width of an element. These operations are used for rotate and shift instructions.	
Cleared	Bits are set to 0.	

Table 3. Notation and Conventions (Continued)

Notation/Convention	Meaning
Do	Do loop. • Indenting shows range. • "To" and/or "by" clauses specify incrementing an iteration variable. • "While" clauses give termination conditions.
Extract	Select a field of <i>n</i> bits starting at bit position <i>b</i> in the source register, right or left justify this field in the target register, and clear all other bits of the target register to zero. This operation is used for rotate and shift instructions.
EXTS(x)	Result of extending x on the left with sign bits
GPR(x)	General-purpose register x
ifthenelse	Conditional execution, indenting shows range, else is optional.
Insert	Select a field of <i>n</i> bits in the source register, insert this field starting at bit position <i>b</i> of the target register, and leave other bits of the target register unchanged. (No <i>simplified mnemonic</i> is provided for insertion of a field when operating on double words; such an insertion requires more than one instruction.) This operation is used for rotate and shift instructions. (Note that simplified mnemonics are referred to as extended mnemonics in the architecture specification.)
Leave	Leave innermost do loop, or the do loop described in leave statement.
MASK(x, y)	Mask having ones in positions x through y (wrapping if x > y) and zeros elsewhere.
MEM(x, y)	Contents of y bytes of memory starting at address x.
NIA	Next instruction address, which is the 32-bit address of the next instruction to be executed (the branch destination) after a successful branch. In pseudocode, a successful branch is indicated by assigning a value to NIA. For instructions which do not branch, the next instruction address is CIA + 4. Does not correspond to any architected register.
OEA	PowerPC operating environment architecture
Rotate	Rotate the contents of a register right or left <i>n</i> bits without masking. This operation is used for rotate and shift instructions.
Set	Bits are set to 1.
Shift	Shift the contents of a register right or left <i>n</i> bits, clearing vacated bits (logical shift). This operation is used for rotate and shift instructions.
SPR(x)	Special-purpose register x
TRAP	Invoke the system trap handler.
Undefined	An undefined value. The value may vary from one implementation to another, and from one execution to another on the same implementation.
UISA	PowerPC user instruction set architecture
VEA	PowerPC virtual environment architecture

Table 4 describes instruction field notation conventions used throughout this document.

Table 4. Instruction Field Conventions

The Architecture Specification	Equivalent to:	
BA, BB, BT	crbA, crbB, crbD (respectively)	
D	d	
DS	ds	
FXM	CRM	
RA, RB, RT, RS	rA, rB, rD, rS (respectively)	
SI	SIMM	
U	IMM	
UI	UIMM	
/, //, ///	00 (shaded)	

Precedence rules for pseudocode operators are summarized in Table 5.

Table 5. Precedence Rules


Operators	Associativity
x[n], function evaluation	Left to right
(n)x or replication, x(n) or exponentiation	Right to left
unary –, ¬	Right to left
*, ÷	Left to right
+, -	Left to right
II	Left to right
=, ≠, <, ≤, >, ≥, <u,>U, ?</u,>	Left to right
&, ⊕, ≡	Left to right
	Left to right
- (range)	None
←, ←iea	None

Operators higher in Table 5 are applied before those lower in the table. Operators at the same level in the table associate from left to right, from right to left, or not at all, as shown. For example, "—" (unary minus) associates from left to right, so a - b - c = (a - b) - c. Parentheses are used to override the evaluation order implied by Table 5, or to increase clarity; parenthesized expressions are evaluated before serving as operands.

6

MPCxxx Instruction Set

The remainder of this chapter lists and describes the instruction set for the MPCxxx. The instructions are listed in alphabetical order by mnemonic. Figure 1 shows the format for each instruction description page.





Instruction Description

Note that the execution unit that executes the instruction may not be the same for all PowerPC processors.

addx addx

Add





 $\textbf{r} \texttt{D} \leftarrow \textbf{(rA)} + \textbf{(rB)}$

The sum (rA) + (rB) is placed into rD.

The **add** instruction is preferred for addition because it sets few status bits.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

(if Rc = 1)

Note: CR0 field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

XER:

Affected: SO, OV


(if OE = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			ХО

addcx addcx

Add Carrying

addc	rD,rA,rB	(OE = 0 Rc = 0)
addc.	rD,rA,rB	(OE = 0 Rc = 1)
addco	rD,rA,rB	(OE = 1 Rc = 0)
addco.	rD,rA,rB	(OE = 1 Rc = 1)



The sum (rA) + (rB) is placed into rD.

Other registers altered:

Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

Note: CR0 field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

• XER:


Affected: CA

Affected: SO, OV (if OE = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			хо

Add Extended

adde	rD,rA,rB	(OE = 0 Rc = 0)
adde.	rD,rA,rB	(OE = 0 Rc = 1)
addeo	rD,rA,rB	(OE = 1 Rc = 0)
addeo.	rD,rA,rB	(OE = 1 Rc = 1)



The sum (rA) + (rB) + XER[CA] is placed into rD.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

Note: CR0 field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

• XER:

Affected: CA

Affected: SO, OV (if OE = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			ХО

addi addi

Add Immediate

addi rD,rA,SIMM

	14	D	А	SIMM
0	5	6 10	11 15	16 3
		0 then rD " F" rA + EXTS(S		

The sum (rA|0) + SIMM is placed into rD.

The **addi** instruction is preferred for addition because it sets few status bits. Note that **addi** uses the value 0, not the contents of GPR0, if $\mathbf{r}A = 0$.

Other registers altered:

• None

Simplified mnemonics:


li	r D,value	equivalent to	addi	rD,0,value
la	rD,disp(rA)	equivalent to	addi	rD,rA,disp
subi	rD,rA,value	equivalent to	addi	rD,rA,-value

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Add Immediate Carrying

addic

rD,rA,SIMM



The sum (rA) + SIMM is placed into rD.

Other registers altered:

• XER:

Affected: CA

Simplified mnemonics:

subic rD,rA,value

equivalent to

addic rD,rA,-value


PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

addic. addic.

Add Immediate Carrying and Record

addic.

rD,rA,SIMM



The sum (rA) + SIMM is placed into rD.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

Note: CR0 field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

• XER:

Affected: CA

Simplified mnemonics:

subic.rD,rA,value equivalent to addic.rD,rA,-value

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

addis addis

Add Immediate Shifted

addis rD,rA,SIMM

	15	D	А	SIMM	
0	5	6 10	11 15	16	31
			XTS(SIMM (1 TS(SIMM (16		

The sum (rA|0) + (SIMM || 0x0000) is placed into rD.

The **addis** instruction is preferred for addition because it sets few status bits. Note that **addis** uses the value 0, not the contents of GPR0, if $\mathbf{r}A = 0$.

Other registers altered:

None

Simplified mnemonics:


lisrD,valueequivalent toaddis rD,0,valuesubis rD,rA,valueequivalent toaddis rD,rA,-value

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

addmex

Add to Minus One Extended

Reserved



The sum (rA) + XER[CA] + 0xFFFF_FFFF_FFFF is placed into rD.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

(if Rc = 1)

Note: CR0 field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

XER:

Affected: CA

Affected: SO, OV

(if OE = 1)


PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			ХО

addzex addzex

Add to Zero Extended

addze	rD,rA	(OE = 0 Rc = 0)
addze.	rD,rA	(OE = 0 Rc = 1)
addzeo	rD,rA	(OE = 1 Rc = 0)
addzeo.	rD,rA	(OE = 1 Rc = 1)

Reserved



The sum (rA) + XER[CA] is placed into rD.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

(if Rc = 1)

Note: CR0 field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

• XER:


Affected: CA


Affected: SO, OV

(if OE = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			ХО

AND





The contents of rS are ANDed with the contents of rB and the result is placed into rA.

Other registers altered:


• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

AND with Complement

 $\begin{array}{lll} \text{andc} & \text{rA,rS,rB} & (\text{Rc} = 0) \\ \text{andc.} & \text{rA,rS,rB} & (\text{Rc} = 1) \\ \end{array}$



The contents of rS are ANDed with the one's complement of the contents of rB and the result is placed into rA.

Other registers altered:


• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

 PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

AND Immediate

andi. rA,rS,UIMM



The contents of rS are ANDed with 0x0000 || UIMM and the result is placed into rA.

Other registers altered:


• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

AND Immediate Shifted

andis. rA,rS,UIMM



The contents of rS are ANDed with UIMM \parallel 0x0000 and the result is placed into rA.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D



b	target_addr	(AA = 0 LK = 0)
ba	target_addr	(AA = 1 LK = 0)
bl	target_addr	(AA = 0 LK = 1)
bla	target_addr	(AA = 1 LK = 1)



```
if AA then NIA \leftarrowiea EXTS(LI || 0b00) else NIA \leftarrowiea CIA + EXTS(LI || 0b00) if LK then LR \leftarrowiea CIA + 4
```

target_addr specifies the branch target address.

If AA = 0, then the branch target address is the sum of LI || 0b00 sign-extended and the address of this instruction. If AA = 1, then the branch target address is the value LI || 0b00 sign-extended. If LK = 1, then the effective address of the instruction following the branch instruction is placed into the link register.

Other registers altered:

Affected: Link Register (LR) (if
$$LK = 1$$
)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			I



Branch Conditional

bc	BO,BI,target_addr	(AA = 0 LK = 0)
bca	BO,BI,target_addr	(AA = 1 LK = 0)
bcl	BO,BI,target_addr	(AA = 0 LK = 1)
bcla	BO,BI,target_addr	(AA = 1 LK = 1)

	16	ВО	BI	BD	AA LK
0	5	6 10	11 15	16	29 30 31

```
\begin{array}{l} \mathfrak{m} \leftarrow \underline{32} \\ \text{if } \neg \ \overline{\texttt{BO}}[2] \text{ then } \texttt{CTR} \leftarrow \texttt{CTR} - 1 \\ \text{ctr\_ok} \leftarrow \ \texttt{BO}[2] \mid (\texttt{BO}[3]) \\ \text{cond\_ok} \leftarrow \ \texttt{BO}[0] \mid (\texttt{CR}[\texttt{BI}] \equiv \texttt{BO}[1]) \\ \text{if } \text{ctr\_ok} \& \text{cond\_ok } \text{then} \\ \text{if } \texttt{AA} \text{ then } \texttt{NIA} \leftarrow \text{iea } \texttt{EXTS}(\texttt{BD} \mid \mid \texttt{0b00}) \\ \text{else } \texttt{NIA} \leftarrow \text{iea } \texttt{CIA} + \texttt{EXTS}(\texttt{BD} \mid \mid \texttt{0b00}) \\ \text{if } \texttt{LK} \text{ then } \texttt{LR} \leftarrow \text{iea } \texttt{CIA} + 4 \\ \end{array}
```

The BI field specifies the bit in the condition register (CR) to be used as the condition of the branch. The BO field is encoded as described in Table 6.

Table 6. BO Operand Encodings

во	Description	
0000 <i>y</i>	Decrement the count register (CTR), then branch if the condition is FALSE.	
0001 <i>y</i>	Decrement the CTR, then branch if the condition is FALSE.	
001 <i>zy</i>	Branch if the condition is FALSE.	
0100 <i>y</i>	Decrement the CTR, then branch if the condition is TRUE.	
0101 <i>y</i>	Decrement the CTR, then branch if the condition is TRUE.	
011 <i>zy</i>	Branch if the condition is TRUE.	
1 <i>z</i> 00 <i>y</i>	Decrement the CTR, then branch if the decremented CTR ≠ 0 .	
1 <i>z</i> 01 <i>y</i>	Decrement the CTR, then branch if the decremented CTR = 0.	
1 <i>z</i> 1 <i>zz</i>	Branch always.	

In this table, z indicates a bit that is ignored.

Note that the z bits should be cleared, as they may be assigned a meaning in some future version of the MPCxxx.

The *y* bit provides a hint about whether a conditional branch is likely to be taken.

target_addr specifies the branch target address.

If AA = 0, the branch target address is the sum of BD || 0b00 sign-extended and the address of this instruction. If AA = 1, the branch target address is the value BD || 0b00 sign-extended. If LK = 1, the effective address of the instruction following the branch instruction is placed into the link register.

Other registers altered:

Affected: Count Register (CTR) (if BO[2] = 0) Affected: Link Register (LR) (if LK = 1)

Simplified mnemonics:

blt	target	equivalent to	bc	12,0 ,target
bne	cr2,target	equivalent to	bc	4,10, target
bdnz	target	equivalent to	bc	16,0, target


PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			В

bcctrx bcctrx

Branch Conditional to Count Register

bcctr	BO,BI	(LK = 0)
bcctrl	BO,BI	(LK = 1)

Reserved



The BI field specifies the bit in the condition register to be used as the condition of the branch. The BO field is encoded as described in Table 7.

Table 7. BO Operand Encodings

во	Description	
0000 <i>y</i>	Decrement the count register (CTR), then branch if the condition is FALSE.	
0001 <i>y</i>	Decrement the CTR, then branch if the condition is FALSE.	
001 <i>zy</i>	Branch if the condition is FALSE.	
0100 <i>y</i>	Decrement the CTR, then branch if the condition is TRUE.	
0101 <i>y</i>	Decrement the CTR, then branch if the condition is TRUE.	
011 <i>zy</i>	Branch if the condition is TRUE.	
1 <i>z</i> 00 <i>y</i>	Decrement the CTR, then branch if the decremented CTR \neq 0.	
1 <i>z</i> 01 <i>y</i>	Decrement the CTR, then branch if the decremented CTR = 0.	
1 <i>z</i> 1 <i>zz</i>	Branch always.	

In this table, z indicates a bit that is ignored.

Note that the z bits should be cleared, as they may be assigned a meaning in some future version of the MPCxxx.

The *y* bit provides a hint about whether a conditional branch is likely to be taken.

The branch target address is CTR || 0b00.

If LK = 1, the effective address of the instruction following the branch instruction is placed into the link register.

If the "decrement and test CTR" option is specified (BO[2] = 0), the instruction form is invalid.

Other registers altered:

Affected: Link Register (LR) (if LK = 1)

Simplified mnemonics:

bltctr equivalent to bcctr 12,0 bnectr cr2 equivalent to bcctr 4,10

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XL


bclrx bclrx

Branch Conditional to Link Register

 bcir
 BO,BI
 (LK = 0)

 bciri
 BO,BI
 (LK = 1)

Reserved



```
m \leftarrow 32

if \neg BO[2] then CTR \leftarrow CTR - 1

ctr_ok \leftarrow BO[2] | ((CTR \neq 0) \oplus BO[3])

cond_ok \leftarrow BO[0] | (CR[BI] \equiv BO[1])

if ctr_ok & cond_ok then

NIA \leftarrowiea LR || 0b00

if LK then LR \leftarrowiea CIA + 4
```

The BI field specifies the bit in the condition register to be used as the condition of the branch. The BO field is encoded as described in Table 8.

Table 8. BO Operand Encodings

во	Description
0000 <i>y</i>	Decrement the CTR, then branch if the condition is FALSE.
0001 <i>y</i>	Decrement the CTR, then branch if the condition is FALSE.
001 <i>zy</i>	Branch if the condition is FALSE.
0100 <i>y</i>	Decrement the CTR, then branch if the condition is TRUE.
0101 <i>y</i>	Decrement the CTR, then branch if the condition is TRUE.
011 <i>zy</i>	Branch if the condition is TRUE.
1 <i>z</i> 00 <i>y</i>	Decrement the CTR, then branch if the decremented CTR≠ 0.
1 <i>z</i> 01 <i>y</i>	Decrement the CTR, then branch if the decremented CTR = 0.
1 <i>z</i> 1 <i>zz</i>	Branch always.

In this table, z indicates a bit that is ignored.

Note that the z bits should be cleared, as they may be assigned a meaning in some future version of the MPCxxx.

The y bit provides a hint about whether a conditional branch is likely to be taken.

The branch target address is LR[0-29] || 0b00.

If LK = 1, then the effective address of the instruction following the branch instruction is placed into the link register.

Other registers altered:

Affected: Count Register (CTR) (if BO[2] = 0) Affected: Link Register (LR) (if LK = 1)

Simplified mnemonics:

bitIrequivalent tobcIr12,0bneIr cr2equivalent tobcIr4,10bdnzIrequivalent tobcIr16,0


PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XL

cmp

Compare

cmp crfD,L,rA,rB

Reserved



```
\begin{split} & a \leftarrow \text{EXTS}(\textbf{r}A) \\ & b \leftarrow \text{EXTS}(\textbf{r}B) \\ & \text{if } a < b \text{ then } c \leftarrow 0b100 \\ & \text{else if } a > b \text{ then } c \leftarrow 0b010 \\ & \text{else } c \leftarrow 0b001 \\ & \text{CR}[4*\textbf{crf}D-4*\textbf{crf}D + 3] \leftarrow c \mid \mid \text{XER}[SO] \end{split}
```

The contents of **r**A are compared with the contents of **r**B treating the operands as signed integers. The result of the comparison is placed into CR field **crf**D.

Other registers altered:

Condition Register (CR field specified by operand crfD):

Affected: LT, GT, EQ, SO

Simplified mnemonics:

cmpd rA,rBequivalent tocmp0,1,rA,rBcmpw cr3,rA,rBequivalent tocmp3,0,rA,rB


PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

cmpi cmpi

Compare Immediate

cmpi crfD,L,rA,SIMM

	Reserved
--	----------



```
\begin{array}{l} \underline{a \leftarrow (rA)} \\ \hline \text{ifa} < \text{EXTS}(\text{SIMM}) \text{ then } c \leftarrow 0b100 \\ \hline \text{else if a} > \text{EXTS}(\text{SIMM}) \text{ then } c \leftarrow 0b010 \\ \hline \text{else } c \leftarrow 0b001 \\ \hline \text{CR}[4* \text{ crfD}-4* \text{ crfD} + 3] \leftarrow c \mid \mid \text{XER}[\text{SO}] \end{array}
```

The contents of **r**A are compared with the sign-extended value of the SIMM field, treating the operands as signed integers. The result of the comparison is placed into CR field **crf**D.

Other registers altered:

• Condition Register (CR field specified by operand **crf**D):

Affected: LT, GT, EQ, SO

Simplified mnemonics:

cmpdirA,valueequivalent tocmpi0,1,rA,valuecmpwi cr3,rA,valueequivalent tocmpi3,0,rA,value

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D


cmpl

cmpl

Compare Logical

cmpl crfD,L,rA,rB

Reserved



```
\begin{array}{l} \underline{\mathbf{a}} \leftarrow \mathbf{r} \underline{\mathbf{h}} \\ \underline{\mathbf{b}} \leftarrow \mathbf{r} \underline{\mathbf{B}} \\ \hline \mathbf{ifa} < \mathbf{U} \ \mathbf{b} \ \mathbf{then} \ \mathbf{c} \leftarrow 0 \mathbf{b} \mathbf{100} \\ \hline \mathbf{else} \ \mathbf{if} \ \mathbf{a} > \mathbf{U} \ \mathbf{b} \ \mathbf{then} \ \mathbf{c} \leftarrow 0 \mathbf{b} \mathbf{010} \\ \hline \mathbf{else} \ \mathbf{c} \leftarrow 0 \mathbf{b} \mathbf{001} \\ \hline \mathbf{cR} [4 * \mathbf{crf} \mathbf{D} - 4 * \mathbf{crf} \mathbf{D} \ + \ 3] \leftarrow \mathbf{c} \ | \ \mathbf{XER} [\mathbf{SO}] \end{array}
```

The contents of **r**A are compared with the contents of **r**B, treating the operands as unsigned integers. The result of the comparison is placed into CR field **crf**D.

Other registers altered:

• Condition Register (CR field specified by operand **crf**D):

Affected: LT, GT, EQ, SO

Simplified mnemonics:

cmpldrA,rBequivalent tocmpl0,1,rA,rBcmplw cr3,rA,rBequivalent tocmpl3,0,rA,rB

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X


cmpli

Compare Logical Immediate

cmpli crfD,L,rA,UIMM

Reserved

cmpli



```
a \leftarrow (rA) ifa <U ((16)0 || UIMM) then c \leftarrow 0b100 else if a >U ((16)0 || UIMM) then c \leftarrow 0b010 else c \leftarrow 0b001 CR[4* crfD-4* crfD + 3] \leftarrow c || XER[SO]
```

The contents of rA are compared with 0x0000|| UIMM, treating the operands as unsigned integers. The result of the comparison is placed into CR field crfD.

Other registers altered:

• Condition Register (CR field specified by operand crfD):

Affected: LT, GT, EQ, SO

Simplified mnemonics:


cmpldir A,value equivalent to **cmpli 0,1**,rA,value **cmplwi cr3,r**A,value equivalent to **cmpli 3,0**,rA,value

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Count Leading Zeros Word

 $\begin{array}{lll} \textbf{cntlzw} & \textbf{rA,rS} & (Rc=0) \\ \textbf{cntlzw.} & \textbf{rA,rS} & (Rc=1) \\ \end{array}$

Reserved



$$n \leftarrow \underline{0}$$
 do while $n < \underline{32}$ if $rS[n] = 1$ then leave $n \leftarrow n + 1$ $rA \leftarrow n$

A count of the number of consecutive zero bits starting at bit $\underline{0}$ of $\mathbf{r}S$ is placed into $\mathbf{r}A$. This number ranges from 0 to 32, inclusive.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

Note: If Rc = 1, then LT is cleared in the CR0 field.

PowerP(C Architecture Level	Supervisor Level	Optional	Form
	UISA			X

Condition Register AND

crand crbD,crbA,crbB

Reserved

19		crbD	crbA	crbB	257	0
0	5 6	3 10	11 15	16 2	30	31

 $CR[crbD] \leftarrow CR[crbA] \& CR[crbB]$

The bit in the condition register specified by **crb**A is ANDed with the bit in the condition register specified by **crb**B. The result is placed into the condition register bit specified by **crb**D.

Other registers altered:

· Condition Register:

Affected: Bit specified by operand crbD

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XL

crandc crandc

Condition Register AND with Complement

crandc crbD,crbA,crbB

Reserved

19	9		crbD	crbA			crbB		129	0
0	5	6	10	11	15	16	20	21	3	0 31

 $\texttt{CR[crbD]} \leftarrow \texttt{CR[crbA]} \& \neg \texttt{CR[crbB]}$

The bit in the condition register specified by **crb**A is ANDed with the complement of the bit in the condition register specified by **crb**B and the result is placed into the condition register bit specified by **crb**D.

Other registers altered:

· Condition Register:

Affected: Bit specified by operand crbD

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XL

creqv creqv

Condition Register Equivalent

creqv crbD,crbA,crbB

Reserved

	19	crbD		crbA	crbB	289	0
(5	6	10 11	15	16 20	21 30	31

 $CR[crbD] \leftarrow CR[crbA] \equiv CR[crbB]$

The bit in the condition register specified by **crb**A is XORed with the bit in the condition register specified by **crb**B and the complemented result is placed into the condition register bit specified by **crb**D.

Other registers altered:

· Condition Register:

Affected: Bit specified by operand crbD

Simplified mnemonics:

crset crbD equivalent to creqv crbD,crbD,crbD

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XL

crnand crnand

Condition Register NAND

crnand crbD,crbA,crbB

Reserved

	19	crbD	crbA	crbB	225	0
(5	6 10	11 15	16 20	21 30	31

 $CR[crbD] \leftarrow \neg (CR[crbA] \& CR[crbB])$

The bit in the condition register specified by **crb**A is ANDed with the bit in the condition register specified by **crb**B and the complemented result is placed into the condition register bit specified by **crb**D.

Other registers altered:

· Condition Register:


Affected: Bit specified by operand crbD

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XL

Condition Register NOR

crnor crbD,crbA,crbB

Reserved



 $CR[crbD] \leftarrow \neg (CR[crbA] \mid CR[crbB])$

The bit in the condition register specified by **crb**A is ORed with the bit in the condition register specified by **crb**B and the complemented result is placed into the condition register bit specified by **crb**D.

Other registers altered:

· Condition Register:

Affected: Bit specified by operand crbD

Simplified mnemonics:

crnot crbD,crbA equivalent to **crnor crbD,crb**A,**crb**A


PowerPC Archite	PowerPC Architecture Level		Optional	Form
UISA	1			XL

cror cror

Condition Register OR

cror crbD,crbA,crbB

Reserved



 $CR[crbD] \leftarrow CR[crbA] \mid CR[crbB]$

The bit in the condition register specified by **crb**A is ORed with the bit in the condition register specified by **crb**B. The result is placed into the condition register bit specified by **crb**D.

Other registers altered:

· Condition Register:

Affected: Bit specified by operand crbD

Simplified mnemonics:

crmove crbD,**crb**A equivalent to **cror crb**D,**crb**A,**crb**A

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XL

Condition Register OR with Complement

crorc crbD,crbA,crbB

Reserved

19	crbD		crbA	crbB	417	0
0 5	6	10	11 15	16 20	21 30	31

 $\texttt{CR[crb}\texttt{D]} \leftarrow \texttt{CR[crb}\texttt{A]} \ | \ \neg \ \texttt{CR[crb}\texttt{B]}$

The bit in the condition register specified by **crb**A is ORed with the complement of the condition register bit specified by **crb**B and the result is placed into the condition register bit specified by **crb**D.

Other registers altered:

· Condition Register:

Affected: Bit specified by operand crbD


PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XL

Crxor Crxor

Condition Register XOR

crxor crbD,crbA,crbB

Reserved



 $CR[crbD] \leftarrow CR[crbA] \oplus CR[crbB]$

The bit in the condition register specified by **crb**A is XORed with the bit in the condition register specified by **crb**B and the result is placed into the condition register specified by **crb**D.

Other registers altered:

· Condition Register:

Affected: Bit specified by crbD

Simplified mnemonics:

crclr crbD equivalent to crxor crbD,crbD,crbD

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XL

dcbf dcbf

Data Cache Block Flush

dcbf rA,rB

Reserved

	31	00000	А	В	86	0
0	5	6 10	11 15	16 20		31

EA is the sum (rA|0) + (rB).

The **dcbf** instruction invalidates the *block* in the data *cache* addressed by EA, copying the block to memory first, if there is any dirty data in it. If the processor is a multiprocessor implementation and the block is marked coherency-required, the processor will, if necessary, send an address-only broadcast to other processors. The broadcast of the **dcbf** instruction causes another processor to copy the block to memory, if it has dirty data, and then invalidate the block from the cache.

The action taken depends on the memory mode associated with the block containing the byte addressed by EA and on the state of that block. The list below describes the action taken for the various states of the *memory coherency* attribute (M bit).

- · Coherency required
 - Unmodified block—Invalidates copies of the block in the data caches of all processors.
 - Modified block—Copies the block to memory. Invalidates copies of the block in the data caches of all processors.
 - Absent block—If modified copies of the block are in the data caches of other processors, causes them to be copied to memory and invalidated in those data caches. If unmodified copies are in the data caches of other processors, causes those copies to be invalidated in those data caches.
- · Coherency not required
 - Unmodified block—Invalidates the block in the processor's data cache.
 - Modified block—Copies the block to memory. Invalidates the block in the processor's data cache.
 - Absent block (target block not in cache)—No action is taken.

The function of this instruction is independent of the write-through, *write-back* and *caching-inhibited*/allowed modes of the block containing the byte addressed by EA.

This instruction may be treated as a load from the addressed byte with respect to address translation and memory protection. It may also be treated as a load for referenced and changed bit recording except that referenced and changed bit recording may not occur.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
VEA			Х

dcbi dcbi

Data Cache Block Invalidate

dcbi rA,rB

Reserved

	31	00000	A	В	470	0
(5	6 10	11 15	16 20	21 30	31

EA is the sum (rA|0) + (rB).

The action taken is dependent on the memory mode associated with the block containing the byte addressed by EA and on the state of that block. The list below describes the action taken if the block containing the byte addressed by EA is or is not in the cache.

- Coherency required
 - Unmodified block—Invalidates copies of the block in the data caches of all processors.
 - Modified block—Invalidates copies of the block in the data caches of all processors. (Discards the modified contents.)
 - Absent block—If copies of the block are in the data caches of any other processor, causes the copies to be invalidated in those data caches. (Discards any modified contents.)
- · Coherency not required
 - Unmodified block—Invalidates the block in the processor's data cache.
 - Modified block—Invalidates the block in the processor's data cache. (Discards the modified contents.)
 - Absent block (target block not in cache)—No action is taken.

When data address translation is enabled, MSR[DR] = 1, and the *virtual address* has no translation, a DSI *exception* occurs. The function of this instruction is independent of the *write-through* and caching-inhibited/allowed modes of the block containing the byte addressed by EA. This instruction operates as a store to the addressed byte with respect to address translation and protection. The *referenced* and *changed bits* are modified appropriately. This is a supervisor-level instruction.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
OEA	V		X

Data Cache Block Store

dcbst rA,rB

Reserved

	31	00 000	A	В	54 0
0	5	6 10	11 15	16 20	21 30 31

EA is the sum (rA|0) + (rB).

The **dcbst** instruction executes as follows:

- If the block containing the byte addressed by EA is in coherency-required mode, and a block containing the byte addressed by EA is in the data cache of any processor and has been modified, the writing of it to main memory is initiated.
- If the block containing the byte addressed by EA is in coherency-not-required
 mode, and a block containing the byte addressed by EA is in the data cache of this
 processor and has been modified, the writing of it to main memory is initiated.

The function of this instruction is independent of the write-through and caching-inhibited/allowed modes of the block containing the byte addressed by EA. The processor treats this instruction as a load from the addressed byte with respect to address translation and memory protection. It may also be treated as a load for referenced and changed bit recording except that referenced and changed bit recording may not occur.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
VEA			Х

dcbt dcbt

Data Cache Block Touch

dcbt rA,rB

Reserved

	31	00 000	А	В	278	0
0	5	6 10	11 15	16 20		31

EA is the sum (rA|0) + (rB).

This instruction is a hint that performance will probably be improved if the block containing the byte addressed by EA is *fetched* into the data cache, because the program will probably soon load from the addressed byte. The hint is ignored if the block is caching-inhibited. Executing **dcbt** does not cause the system alignment error handler to be invoked.

This instruction may be treated as a load from the addressed byte with respect to address translation, memory protection, and reference and change recording, except that no exception occurs in the case of a translation fault or protection violation.

The program uses the **dcbt** instruction to request a *cache block* fetch before it is actually needed by the program. The program can later execute load instructions to put data into registers. However, the processor is not obliged to load the addressed block into the data cache.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
VEA			Х

dcbtst dcbtst

Data Cache Block Touch for Store

dcbtst rA,rB

Reserved

	31	00000	А	В	246	0
0	5	6 10	11 15	16 20	21 30	31

EA is the sum (rA|0) + (rB).

This instruction is a hint that performance will be improved if the block containing the byte addressed by EA is fetched into the data cache, because the program will probably soon store into the addressed byte. The hint is ignored if the block is caching-inhibited. Executing **dcbtst** does not cause the system alignment error handler to be invoked.

This instruction operates as a load from the addressed byte with respect to address translation and protection, except that no exception occurs in the case of a translation fault or protection violation. Also, if the referenced and changed bits are recorded, they are recorded as if the access was a load.

The program uses **dcbtst** to request a cache block fetch to guarantee that a subsequent store will be to a cached location. The program can later execute store instructions to put data into memory. However, the processor is not obliged to load the addressed cache block into the data cache.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
VEA			Х

dcbz dcbz

Data Cache Block Set to Zero

dcbz rA,rB

Reserved

	31	00 000	А	В	1014	0
0	5	6 10	11 15	16 20	21 30	31

EA is the sum (rA|0) + (rB).

The **dcbz** instruction executes as follows:

- If the cache block containing the byte addressed by EA is in the data cache, all bytes are cleared.
- If the cache block containing the byte addressed by EA is not in the data cache and the corresponding *page* is caching-allowed, the cache block is allocated in the data cache (without fetching the block from main memory), and all bytes are cleared.
- If the page containing the byte addressed by EA is in caching-inhibited or writethrough mode, either all bytes of main memory that correspond to the addressed cache block are cleared or the alignment exception handler is invoked. The exception handler clears all bytes in main memory that corresponds to the addressed cache block.
- If the cache block containing the byte addressed by EA is in coherency-required mode, and the cache block exists in the data cache(s) of any other processor(s), it is kept coherent in those caches.

This instruction is treated as a store to the addressed byte with respect to address translation, memory protection, referenced and changed recording and the ordering enforced by **eieio** or by the combination of caching-inhibited and guarded attributes for a page.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form	
VEA			Х	

divwx divwx

Divide Word

divw	rD,rA,rB	(OE = 0 Rc = 0)
divw.	rD,rA,rB	(OE = 0 Rc = 1)
divwo	rD,rA,rB	(OE = 1 Rc = 0)
divwo.	rD,rA,rB	(OE = 1 Rc = 1)



```
dividend \leftarrow (rA)

divisor \leftarrow (rB)

rD \leftarrow dividend \div divisor
```

The dividend is the contents of rA. The divisor is the contents of rB. The <u>32</u>-bit quotient is formed <u>and placed in rD</u>. The remainder is not supplied as a result.

Both the operands and the quotient are interpreted as signed integers. The quotient is the unique signed integer that satisfies the equation—dividend = (quotient * divisor) + r where $0 \le r < |\text{divisor}|$ (if the dividend is non-negative), and $-|\text{divisor}| < r \le 0$ (if the dividend is negative).

If an attempt is made to perform any of the divisions— $0x8000_0000 \div -1$ or <anything> \div 0—then the contents of rD are undefined, as are the contents of the LT, GT, and EQ bits of the CR0 field (if Rc = 1). In this case, if OE = 1 then OV is set.

The 32-bit signed remainder of dividing the contents of rA by the contents of rB can be computed as follows, except in the case that the contents of rA = -231 and the contents of rB = -1.

```
divw rD,rA,rB # rD = quotient
```

mullw rD,rD,rB # rD = quotient * divisor

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

• XER:

Affected: SO, OV (if OE = 1)


Note: The setting of the affected bits in the XER is mode-independent, and reflects overflow of the 32-bit result.

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			хо

divwux divwux

Divide Word Unsigned

divwu	rD,rA,rB	(OE = 0 Rc = 0)
divwu.	rD,rA,rB	(OE = 0 Rc = 1)
divwuo	rD,rA,rB	(OE = 1 Rc = 0)
divwuo.	rD,rA,rB	(OE = 1 Rc = 1)



```
\begin{array}{l} \text{dividend} \leftarrow (\textbf{r} \texttt{A}) \\ \text{divisor} \leftarrow (\textbf{r} \texttt{B}) \\ \textbf{r} \texttt{D} \leftarrow \text{dividend} \div \text{divisor} \end{array}
```

The dividend is the contents of rA. The divisor is the contents of rB. A $\underline{32}$ -bit quotient is formed. The $\underline{32}$ -bit quotient \underline{is} placed into rD. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as unsigned integers, except that if Rc = 1 the first three bits of CR0 field are set by signed comparison of the result to zero. The quotient is the unique unsigned integer that satisfies the equation—dividend = (quotient * divisor) + r (where $0 \le r <$ divisor). If an attempt is made to perform the division—<anything> \div 0—then the contents of rD are undefined as are the contents of the LT, GT, and EQ bits of the CR0 field (if Rc = 1). In this case, if OE = 1 then OV is set.

The 32-bit unsigned remainder of dividing the contents of ${\bf r}{\bf A}$ by the contents of ${\bf r}{\bf B}$ can be computed as follows:

```
divwu rD,rA,rB # rD = quotient
mullw rD,rD,rB # rD = quotient * divisor
```

subf rD,rD,rA # rD = remainder

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

• XER:

Affected: SO, OV (if OE = 1)

Note: The setting of the affected bits in the XER is mode-independent, and reflects overflow of the 32-bit result.

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			хо

eciwx eciwx

External Control In Word Indexed

eciwx rD,rA,rB

							Reserved
	31		D	А	В	310	0
•	0 !	5 6	10	11 15	16 20	21	30 31

The **eciwx** instruction allows the system designer to map special devices in an alternative way. The MMU translation of the EA is not used to select the special device, as it is used in most instructions such as loads and stores. Rather, it is used as an address operand that is passed to the device over the address bus. Four other pins (the burst and size pins on the 60x bus) are used to select the device; these four pins output the 4-bit resource ID (RID) field that is located in the EAR register. The **eciwx** instruction also loads a word from the data bus that is output by the special device.

The **eciwx** instruction and the EAR register can be very efficient when mapping special devices such as graphics devices that use addresses as pointers.

```
if \mathbf{r}A = 0 then b \leftarrow 0 else b \leftarrow (\mathbf{r}A) EA \leftarrow b + (\mathbf{r}B) paddr \leftarrow address translation of EA send load word request for paddr to device identified by EAR[RID] \mathbf{r}D \leftarrow word from device
```

EA is the sum (rA|0) + (rB).

A load word request for the physical address (referred to as real address in the architecture specification) corresponding to EA is sent to the device identified by EAR[RID], bypassing the cache. The word returned by the device is placed in rD. EAR[E] must be 1. If it is not, a DSI exception is generated.

EA must be a multiple of four. If it is not, one of the following occurs:

- A system alignment exception is generated.
- A DSI exception is generated (possible only if EAR[E] = 0).
- The results are boundedly undefined.

The **eciwx** instruction is supported for EAs that reference memory *segments* in which SR[T] = 1 and for EAs mapped by the DBAT registers. If the EA references a *direct-store* segment (SR[T] = 1), either a DSI exception occurs or the results are boundedly undefined. However, note that the direct-store facility is being phased out of the architecture and will not likely be supported in future devices. Thus, software should not depend on its effects.

If this instruction is executed when MSR[DR] = 0 (real addressing mode), the results are boundedly undefined. This instruction is treated as a load from the addressed byte with respect to address translation, memory protection, referenced and changed bit recording, and the ordering performed by **eieio**. This instruction is optional in the PowerPC architecture.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form	
VEA		√	Х	

ecowx ecowx

External Control Out Word Indexed

ecowx rS,rA,rB

				l	Reserved
31	S	А	В	438	0
0 5	6 10	11 15	16 20	21	30 31

The **ecowx** instruction and the EAR register can be very efficient when mapping special devices such as graphics devices that use addresses as pointers.

```
if \mathbf{r}A = 0 then \mathbf{b} \leftarrow 0 else \mathbf{b} \leftarrow (\mathbf{r}A) EA \leftarrow \mathbf{b} + (\mathbf{r}B) paddr \leftarrow address translation of EA send store word request for paddr to device identified by EAR[RID] send \mathbf{r}S to device
```

EA is the sum (rA|0) + (rB). A store word request for the physical address corresponding to EA and the contents of rS are sent to the device identified by EAR[RID], bypassing the cache. EAR[E] must be 1, if it is not, a DSI exception is generated. EA must be a multiple of four. If it is not, one of the following occurs:

- A system alignment exception is generated.
- A DSI exception is generated (possible only if EAR[E] = 0).
- The results are boundedly undefined.

The **ecowx** instruction is supported for effective addresses that reference memory segments in which SR[T] = 0, and for EAs mapped by the DBAT registers. If the EA references a direct-store segment (SR[T] = 1), either a DSI exception occurs or the results are boundedly undefined. However, note that the direct-store facility is being phased out of the architecture and will not likely be supported in future devices. Thus, software should not depend on its effects.

If this instruction is executed when MSR[DR] = 0 (real addressing mode), the results are boundedly undefined. This instruction is treated as a store from the addressed byte with respect to address translation, memory protection, nd referenced and changed bit recording, and the ordering performed by **eieio**. This instruction is optional in the PowerPC architecture.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
VEA		V	Х

eieio eieio

Enforce In-Order Execution of I/O

									Reser	ved
	31		00000	0 0 0 0 0			00000	854		0
0	5	6	10	11	15	16	20	21	30	31

The **eieio** instruction provides an ordering function for the effects of load and store instructions executed by a processor. These loads and stores are divided into two sets, which are ordered separately. The *memory accesses* caused by a **dcbz** instruction are ordered like a store. The two sets follow:

 Loads and stores to memory that is both caching-inhibited and guarded, and stores to memory that is write-through required.

The **eieio** instruction controls the order in which the accesses are performed in main memory. It ensures that all applicable memory accesses caused by instructions preceding the **eieio** instruction have completed with respect to main memory before any applicable memory accesses caused by instructions following the **eieio** instruction access main memory. It acts like a barrier that flows through the memory queues and to main memory, preventing the reordering of memory accesses across the barrier. No ordering is performed for **dcbz** if the instruction causes the system alignment error handler to be invoked.

All accesses in this set are ordered as a single set—that is, there is not one order for loads and stores to caching-inhibited and guarded memory and another order for stores to write-through required memory.

2. Stores to memory that have all of the following attributes—caching-allowed, write-through not required, and memory-coherency required.

The **eieio** instruction controls the order in which the accesses are performed with respect to coherent memory. It ensures that all applicable stores caused by instructions preceding the **eieio** instruction have completed with respect to coherent memory before any applicable stores caused by instructions following the **eieio** instruction complete with respect to coherent memory.

With the exception of **dcbz**, **eieio** does not affect the order of cache operations (whether caused explicitly by execution of a cache management instruction, or implicitly by the *cache coherency* mechanism). The **eieio** instruction does not affect the order of accesses in one set with respect to accesses in the other set.

The **eieio** instruction may complete before memory accesses caused by instructions preceding the **eieio** instruction have been performed with respect to main memory or coherent memory as appropriate.

The **eieio** instruction is intended for use in managing shared data structures, in accessing memory-mapped I/O, and in preventing load/store combining operations in main memory. For the first use, the shared data structure and the lock that protects it must be altered only by stores that are in the same set (1 or 2; see previous discussion). For the second use, **eieio** can be thought of as placing a barrier into the stream of memory accesses

issued by a processor, such that any given memory access appears to be on the same side of the barrier to both the processor and the I/O device.


Because the processor performs store operations in order to memory that is designated as both caching-inhibited and guarded, the **eieio** instruction is needed for such memory only when loads must be ordered with respect to stores or with respect to other loads.


Note that the **eieio** instruction does not connect hardware considerations to it such as multiprocessor implementations that send an **eieio** address-only broadcast (useful in some designs). For example, if a design has an external buffer that re-orders loads and stores for better bus efficiency, the **eieio** broadcast signals to that buffer that previous loads/stores (marked caching-inhibited, guarded, or write-through required) must complete before any following loads/stores (marked caching-inhibited, guarded, or write-through required).

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form	
VEA			Х	

Equivalent





$$rA \leftarrow (rS) \equiv (rB)$$

The contents of rS are XORed with the contents of rB and the complemented result is placed into rA.


Other registers altered:

• Condition Register (CR0 field):


Affected: LT, GT, EQ, SO (if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

Extend Sign Byte



Reserved



$$S \leftarrow rS[\underline{24}]$$

 $rA[\underline{24-31}] \leftarrow rS[\underline{24-31}]$
 $rA[0-\underline{23}] \leftarrow (\underline{24})S$

The contents of $rS[\underline{24-31}]$ are placed into $rA[\underline{24-31}]$. Bit $\underline{24}$ of rS is placed into $rA[\underline{0-23}]$.


Other registers altered:

• Condition Register (CR0 field):


Affected: LT, GT, EQ, SO (if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

Extend Sign Half Word



Reserved



$$\begin{array}{l} \mathtt{S} \leftarrow \mathtt{r}\mathtt{S}[\underline{16}] \\ \mathtt{r}\mathtt{A}[\underline{16-31}] \leftarrow \mathtt{r}\mathtt{S}[\underline{16-31}] \\ \mathtt{r}\mathtt{A}[\underline{0-15}] \leftarrow (\underline{16})\mathtt{S} \end{array}$$

The contents of rS[16-31] are placed into rA[16-31]. Bit 16 of rS is placed into rA[0-15].

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

PowerPO	Architecture Level	Supervisor Level	Optional	Form
	UISA			Х

icbi icbi

Instruction Cache Block Invalidate

icbi rA,rB

Reserved

	31	00 000	A	В	982	0
0	5	6 10	11 15	16 20	21 30	31

EA is the sum (rA|0) + (rB).

If the block containing the byte addressed by EA is in coherency-required mode, and a block containing the byte addressed by EA is in the instruction cache of any processor, the block is made invalid in all such instruction caches, so that subsequent references cause the block to be refetched.

If the block containing the byte addressed by EA is in coherency-not-required mode, and a block containing the byte addressed by EA is in the instruction cache of this processor, the block is made invalid in that instruction cache, so that subsequent references cause the block to be refetched. The function of this instruction is independent of the write-through, write-back, and caching-inhibited/allowed modes of the block containing the byte addressed by EA.

This instruction is treated as a load from the addressed byte with respect to address translation and memory protection. It may also be treated as a load for referenced and changed bit recording except that referenced and changed bit recording may not occur. Implementations with a combined data and instruction cache treat the **icbi** instruction as a no-op, except that they may invalidate the target block in the instruction caches of other processors if the block is in coherency-required mode.

The **icbi** instruction invalidates the block at EA (rA|0 + rB). If the processor is a multiprocessor implementation and the block is marked coherency-required, the processor will send an address-only broadcast to other processors causing those processors to invalidate the block from their instruction caches.

For faster processing, many implementations will not compare the entire EA (rA|0 + rB) with the tag in the instruction cache. Instead, they will use the bits in the EA to locate the set that the block is in, and invalidate all blocks in that set.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
VEA			Х

isync

Instruction Synchronize

isync

											Reserv	ed
19			00000		0 0 0 0 0			00000		150		0
0	5	6	10	11		15	16	20	21		30 3	<u>31</u>

The **isync** instruction provides an ordering function for the effects of all instructions executed by a processor. Executing an **isync** instruction ensures that all instructions preceding the the **isync** instruction have completed before the **isync** instruction completes, except that memory accesses caused by those instructions need not have been performed with respect to other processors and mechanisms. It also ensures that no subsequent instructions are initiated by the processor until after the **isync** instruction completes. Finally, it causes the processor to discard any prefetched instructions, with the effect that subsequent instructions will be fetched and executed in the context established by the instructions preceding the isync instruction. The **isync** instruction has no effect on the other processors or on their caches. This instruction is context synchronizing.

Context synchronization is necessary after certain code sequences that perform complex operations within the processor. These code sequences are usually operating system tasks that involve memory management. For example, if an instruction "A" changes the memory translation rules in the *memory management unit (MMU)*, the **isync** instruction should be executed so that the instructions following instruction "A" will be discarded from the pipeline and refetched according to the new translation rules. This instruction is context synchronizing.


Other registers altered:

PowerPC Architecture Le	evel Supervisor Level	Optional	Form
VEA			XL

lbz lbz

Load Byte and Zero

lbz rD,d(rA)



EA is the sum (rA|0) + d. The byte in memory addressed by EA is loaded into the low-order eight bits of rD. The remaining bits in rD are cleared.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

lbzu lbzu

Load Byte and Zero with Update

lbzu rD,d(rA)



EA is the sum (rA) + d. The byte in memory addressed by EA is loaded into the low-order eight bits of rD. The remaining bits in rD are cleared. EA is placed into rA. If rA = 0, or rA = rD, the instruction form is invalid.

Other registers altered:


• None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Load Byte and Zero with Update Indexed

lbzux rD,rA,rB

Reserved



$$\begin{array}{lll} \mathtt{EA} \leftarrow (\mathtt{rA}) + (\mathtt{rB}) \\ \mathtt{rD} \leftarrow (\underline{24}) 0 & \big| \big| & \mathtt{MEM}(\mathtt{EA}, \ 1) \\ \mathtt{rA} \leftarrow \mathtt{EA} \end{array}$$

EA is the sum (rA) + (rB). The byte in memory addressed by EA is loaded into the low-order eight bits of rD. The remaining bits in rD are cleared. EA is placed into rA. If rA = 0 or rA = rD, the instruction form is invalid.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

lbzx lbzx

Load Byte and Zero Indexed

lbzx rD,rA,rB

Reserved



if
$$\mathbf{r}A = 0$$
 then $b \leftarrow 0$
else $b \leftarrow (\mathbf{r}A)$
 $EA \leftarrow b + (\mathbf{r}B)$
 $\mathbf{r}D \leftarrow (2\underline{4})0 \mid | MEM(EA, 1)$

EA is the sum (rA|0) + (rB). The byte in memory addressed by EA is loaded into the low-order eight bits of rD. The remaining bits in rD are cleared.

Other registers altered:


• None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

lha lha

Load Half Word Algebraic

lha rD,d(rA)



EA is the sum (rA|0) + d. The half word in memory addressed by EA is loaded into the low-order 16 bits of rD. The remaining bits in rD are filled with a copy of the most-significant bit of the loaded half word.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Ihau Ihau

Load Half Word Algebraic with Update

Ihau rD,d(rA)



 \mathbf{r} D \leftarrow EXTS(MEM(EA, 2)) \mathbf{r} A \leftarrow EA

EA is the sum (rA) + d. The half word in memory addressed by EA is loaded into the low-order 16 bits of rD. The remaining bits in rD are filled with a copy of the most-significant bit of the loaded half word. EA is placed into rA. If rA = 0 or rA = rD, the instruction form is invalid.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Ihaux Ihaux

Load Half Word Algebraic with Update Indexed

Ihaux rD,rA,rB

Reserved

	31	D	А	В	375	0
0	5	6 10	11 15	16 20	21 30 3	<u> </u>

$$\begin{array}{l} \mathtt{EA} \leftarrow (\mathtt{rA}) + (\mathtt{rB}) \\ \mathtt{rD} \leftarrow \mathtt{EXTS}(\mathtt{MEM}(\mathtt{EA},\ 2)) \\ \mathtt{rA} \leftarrow \mathtt{EA} \end{array}$$

EA is the sum (rA) + (rB). The half word in memory addressed by EA is loaded into the low-order 16 bits of rD. The remaining bits in rD are filled with a copy of the most-significant bit of the loaded half word. EA is placed into rA. If rA = 0 or rA = rD, the instruction form is invalid.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

Ihax Ihax

Load Half Word Algebraic Indexed

lhax rD,rA,rB

Reserved



if
$$\mathbf{r}A = 0$$
 then $b \leftarrow 0$
else $b \leftarrow (\mathbf{r}A)$
 $EA \leftarrow b + (\mathbf{r}B)$
 $\mathbf{r}D \leftarrow EXTS(MEM(EA, 2))$

EA is the sum (rA|0) + (rB). The half word in memory addressed by EA is loaded into the low-order 16 bits of rD. The remaining bits in rD are filled with a copy of the most-significant bit of the loaded half word.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			X

Ihbrx Ihbrx

Load Half Word Byte-Reverse Indexed

Ihbrx rD,rA,rB

					Reserv	vcu
	31	D	А	В	790	0
0	5	6 10	11 15	16 20	21 30	31

```
if \mathbf{r}A = 0 then b \leftarrow 0
else b \leftarrow (\mathbf{r}A)
EA \leftarrow b + (\mathbf{r}B)
\mathbf{r}D \leftarrow (\underline{16})0 \mid MEM(EA + 1, 1) \mid MEM(EA, 1)
```

EA is the sum (rA|0) + (rB). Bits 0–7 of the half word in memory addressed by EA are loaded into the low-order eight bits of rD. Bits 8–15 of the half word in memory addressed by EA are loaded into the subsequent low-order eight bits of rD. The remaining bits in rD are cleared.

The PowerPC architecture cautions programmers that some implementations of the architecture may run the **Ihbrx** instructions with greater latency than other types of load instructions.

Other registers altered:

None


PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

Reserved

Ihz Ihz

Load Half Word and Zero

lhz rD,d(rA)



EA is the sum (rA|0) + d. The half word in memory addressed by EA is loaded into the low-order 16 bits of rD. The remaining bits in rD are cleared.

Other registers altered:


• None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Ihzu Ihzu

Load Half Word and Zero with Update

Ihzu rD,d(rA)



$$\begin{split} \text{EA} &\leftarrow \textbf{r} \text{A} + \text{EXTS(d)} \\ \textbf{r} \text{D} &\leftarrow (\underline{16}) \text{0} \mid \mid \text{MEM(EA, 2)} \\ \textbf{r} \text{A} &\leftarrow \text{EA} \end{split}$$

EA is the sum (rA) + d. The half word in memory addressed by EA is loaded into the low-order 16 bits of rD. The remaining bits in rD are cleared. EA is placed into rA. If rA = 0 or rA = rD, the instruction form is invalid.

Other registers altered:

• None


PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Ihzux Ihzux

Load Half Word and Zero with Update Indexed

Ihzux rD,rA,rB

Reserved



$$\begin{array}{lll} \mathtt{EA} \leftarrow (\mathtt{rA}) + (\mathtt{rB}) \\ \mathtt{rD} \leftarrow (\underline{16})0 & | & \mathtt{MEM}(\mathtt{EA}, 2) \\ \mathtt{rA} \leftarrow \mathtt{EA} \end{array}$$

EA is the sum (rA) + (rB). The half word in memory addressed by EA is loaded into the low-order 16 bits of rD. The remaining bits in rD are cleared. EA is placed into rA. If rA = 0 or rA = rD, the instruction form is invalid.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

Ihzx Ihzx

Load Half Word and Zero Indexed

lhzx rD,rA,rB

Reserved



```
if \mathbf{r}A = 0 then \mathbf{b} \leftarrow 0
elseb \leftarrow (\mathbf{r}A)
\mathbf{E}A \leftarrow \mathbf{b} + (\mathbf{r}B)
\mathbf{r}D \leftarrow (\underline{16})0 \mid | MEM(\mathbf{E}A, 2)
```

EA is the sum (rA|0) + (rB). The half word in memory addressed by EA is loaded into the low-order 16 bits of rD. The remaining bits in rD are cleared.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

Imw Imw

Load Multiple Word

Imw rD,d(rA)



EA is the sum (rA|0) + d. n = (32 - rD). n consecutive words starting at EA are loaded into GPRs rD through r31.

EA must be a multiple of four. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined. If $\mathbf{r}A$ is in the range of registers specified to be loaded, including the case in which $\mathbf{r}A = 0$, the instruction form is invalid.

Note that, in some implementations, this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form	
UISA			D	

Iswi Iswi

Load String Word Immediate

Iswi rD,rA,NB

Reserved	
----------	--

31	D	А	NB	597	0
0 5	6 10	11 15	16 20	21 30	31

```
if \mathbf{r}A = 0 then \mathbf{E}A \leftarrow 0

else \mathbf{E}A \leftarrow (\mathbf{r}A)

if \mathbf{N}B = 0 then \mathbf{n} \leftarrow 32

else\mathbf{n} \leftarrow \mathbf{N}B

\mathbf{r} \leftarrow \mathbf{r}D - 1

i \leftarrow 32

do while \mathbf{n} > 0

if \mathbf{i} = 32 then

\mathbf{r} \leftarrow \mathbf{r} + 1 \pmod{32}

\mathbf{GPR}(\mathbf{r}) \leftarrow 0

\mathbf{GPR}(\mathbf{r}) [\mathbf{i} - \mathbf{i} + 7] \leftarrow \mathbf{MEM}(\mathbf{E}A, 1)

i \leftarrow \mathbf{i} + 8

if \mathbf{i} = 32 then i \leftarrow 0

\mathbf{E}A \leftarrow \mathbf{E}A + 1

\mathbf{n} \leftarrow \mathbf{n} - 1
```

EA is (rA|0). Let n = NB if $NB \neq 0$, n = 32 if NB = 0; n is the number of bytes to load. Let $nr = CEIL(n \div 4)$; nr is the number of registers to be loaded with data.

n consecutive bytes starting at EA are loaded into GPRs rD through rD + nr - 1. Bytes are loaded left to right in each register. The sequence of registers wraps around to r0 if required. If the 4 bytes of register rD + nr - 1 are only partially filled, the unfilled low-order byte(s) of that register are cleared.

If rA is in the range of registers specified to be loaded, including the case in which rA = 0, the instruction form is invalid. Under certain conditions (for example, segment boundary crossing) the data alignment exception handler may be invoked.

Note that, in some implementations, this instruction is likely to have greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

Iswx Iswx

Load String Word Indexed

Iswx rD,rA,rB

Reserved
Reserved

	31	D	А	В	533	0
0	5	6 10	11 15	16 20	21 30	31

```
if \mathbf{r}A = 0 then b \leftarrow 0
else b \leftarrow (\mathbf{r}A)
EA \leftarrow b + (rB)
n \leftarrow XER[25-31]
\texttt{r} \leftarrow \, \textbf{r} \texttt{D} \, - \, 1
i ← 32
rD \leftarrow undefined
 do while n > 0
 if i = 32 then
  r \leftarrow r + 1 \pmod{32}
   GPR(r) \leftarrow 0
  GPR(r)[i-i + 7] \leftarrow MEM(EA, 1)
  i \leftarrow i + 8
  if i = 32 then i \leftarrow 0
  EA \leftarrow EA + 1
  n \leftarrow n - 1
```

EA is the sum (rA|0) + (rB). Let n = XER[25-31]; n is the number of bytes to load. Let $nr = CEIL(n \div 4)$; nr is the number of registers to receive data. If n > 0, n consecutive bytes starting at EA are loaded into GPRs rD through rD + nr - 1.

Bytes are loaded left to right in each register. The sequence of registers wraps around through $\mathbf{r0}$ if required. If the four bytes of $\mathbf{rD} + nr - 1$ are only partially filled, the unfilled low-order byte(s) of that register are cleared. If n = 0, the contents of \mathbf{rD} are undefined.

If rA or rB is in the range of registers specified to be loaded, including the case in which rA = 0, either the system illegal instruction error handler is invoked or the results are boundedly undefined. If rD = rA or rD = rB, the instruction form is invalid. If rD and rA both specify GPR0, the form is invalid.

Under certain conditions (for example, segment boundary crossing) the data alignment exception handler may be invoked. Note that, in some implementations, this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

lwarx lwarx

Load Word and Reserve Indexed

lwarx rD,rA,rB

				_	
31	D	А	В	20	0
0 5	6 10	11 15	16 20	21 30	1 31

```
if rA = 0 then b ← 0
else b ← (rA)
EA ← b + (rB)
RESERVE ← 1
RESERVE_ADDR ← physical_addr(EA)
rD ← MEM(EA,4)
```

EA is the sum (rA|0) + (rB). The word in memory addressed by EA is loaded into rD.

This instruction creates a reservation for use by a store word conditional indexed (**stwcx.**)instruction. The physical address computed from EA is associated with the reservation, and replaces any address previously associated with the reservation. EA must be a multiple of four. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined.

When the RESERVE bit is set, the processor enables hardware snooping for the block of memory addressed by the RESERVE address. If the processor detects that another processor writes to the block of memory it has reserved, it clears the RESERVE bit. The **stwcx.** instruction will only do a store if the RESERVE bit is set. The **stwcx.** instruction sets the CR0[EQ] bit if the store was successful and clears it if it failed. The **lwarx** and **stwcx.** combination can be used for atomic read-modify-write sequences. Note that the atomic sequence is not guaranteed, but its failure can be detected if CR0[EQ] = 0 after the **stwcx.** instruction.

Other registers altered:

None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х


Reserved

lwbrx lwbrx

Load Word Byte-Reverse Indexed

lwbrx rD,rA,rB

Reserved



```
if \mathbf{r}A = 0 then \mathbf{b} \leftarrow \mathbf{0} elseb \leftarrow (\mathbf{r}A) EA \leftarrow b + (\mathbf{r}B) \mathbf{r}D \leftarrow MEM(EA + 3, 1) || MEM(EA + 2, 1) || MEM(EA + 1, 1) || MEM(EA, 1)
```

EA is the sum (rA|0) + rB. Bits 0–7 of the word in memory addressed by EA are loaded into the low-order 8 bits of rD. Bits 8–15 of the word in memory addressed by EA are loaded into the subsequent low-order 8 bits of rD. Bits 16–23 of the word in memory addressed by EA are loaded into the subsequent low-order eight bits of rD. Bits 24–31 of the word in memory addressed by EA are loaded into the subsequent low-order 8 bits of rD. The MPCxxx may run the **lwbrx** instructions with greater latency than other types of load instructions.


Other registers altered:

PowerPC Architecture Level		Supervisor Level	Optional	Form
	UISA			Х

lwz lwz

Load Word and Zero

lwz rD,d(rA)



if
$$\mathbf{r}A = 0$$
 then $\mathbf{b} \leftarrow 0$ elseb \leftarrow ($\mathbf{r}A$)

 $\mathbf{E}A \leftarrow \mathbf{b} + \mathbf{EXTS}(\mathbf{d})$
 $\mathbf{r}D \leftarrow \mathbf{MEM}(\mathbf{E}A, 4)$

EA is the sum (rA|0) + d. The word in memory addressed by EA is loaded into rD.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

lwzu lwzu

Load Word and Zero with Update

lwzu rD,d(rA)



$$\begin{array}{l} \mathtt{EA} \leftarrow \mathbf{r} \mathtt{A} + \mathtt{EXTS}(\mathtt{d}) \\ \mathbf{r} \mathtt{D} \leftarrow \mathtt{MEM}(\mathtt{EA}, \ 4) \end{array}$$

 $\textbf{r} \texttt{A} \leftarrow \texttt{E} \texttt{A}$

EA is the sum (rA) + d. The word in memory addressed by EA is loaded into rD. EA is placed into rA. If rA = 0, or rA = rD, the instruction form is invalid.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Load Word and Zero with Update Indexed

lwzux rD,rA,rB

Reserved



$$EA \leftarrow (rA) + (rB)$$

$$\textbf{r} \texttt{D} \leftarrow \texttt{MEM}(\texttt{EA}, 4)$$

$$\textbf{r} A \leftarrow \text{ EA}$$

EA is the sum (rA) + (rB). The word in memory addressed by EA is loaded into rD. EA is placed into rA. If rA = 0, or rA = rD, the instruction form is invalid.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

lwzx lwzx

Load Word and Zero Indexed

lwzx rD,rA,rB

Reserved

	31	D	A	В	23	0
0	5	6 10	11 15	16 20	21 30	31

if
$$\mathbf{r}A = 0$$
 then $\mathbf{b} \leftarrow 0$
elseb $\leftarrow (\mathbf{r}A)$
 $\mathbf{E}A \leftarrow \mathbf{b} + \mathbf{r}B$
 $\mathbf{r}D \leftarrow \text{MEM}(\mathbf{E}A, 4)$


EA is the sum (rA|0) + (rB). The word in memory addressed by EA is loaded into rD. Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

Move Condition Register Field

mcrf crfD,crfS

Reserved



$$CR[4* crfD-4* crfD + 3] \leftarrow CR[4* crfS-4* crfS + 3]$$

The contents of condition register field **crf**S are copied into condition register field **crf**D. All other condition register fields remain unchanged.

Other registers altered:

• Condition Register (CR field specified by operand crfD):

Affected: LT, GT, EQ, SO

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XL

Move to Condition Register from XER

mcrxr crfD

Reserved

	31	crfD	0 0	0 0 0 0 0	00000	512	0
0	5	6 8	9 10	11 15	16 20	21 30	31

$$CR[4* crfD-4* crfD + 3] \leftarrow XER[0-3]$$

 $XER[0-3] \leftarrow 0b0000$

The contents of XER[0-3] are copied into the condition register field designated by **crf**D. All other fields of the condition register remain unchanged. XER[0-3] is cleared.

Other registers altered:


- Condition Register (CR field specified by operand crfD):
 Affected: LT, GT, EQ, SO
- XER[0-3]

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

Move from Condition Register

mfcr rD

Reserved



The contents of the condition register (CR) are placed into rD.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

Move from Machine State Register

mfmsr rD

Reserved



 $\textbf{r} \textbf{D} \leftarrow \textbf{MSR}$

The contents of the MSR are placed into **r**D. This is a supervisor-level instruction.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
OEA	√		Х

mfspr mfspr

Move from Special-Purpose Register

mfspr rD,SPR

Reserved

	31	D	spr*	339	0
0	5	6 10	11 20	21 30 3	— 31

*Note: This is a split field.

$$n \leftarrow \text{spr}[5-9] \mid | \text{spr}[0-4]$$

 $\mathbf{r}D \leftarrow \text{SPR}(n)$

In the PowerPC UISA, the SPR field denotes a special-purpose register, encoded as shown in Table 9. The contents of the designated special-purpose register are placed into rD

Table 9. PowerPC UISA SPR Encodings for mfspr

	SPR**		Register Name		
Decimal	spr[5–9]	spr[0-4]	Negister Name		
1	00000	00001	XER		
8	00000	01000	LR		
9	00000	01001	CTR		

^{**} Note that the order of the two 5-bit halves of the SPR number is reversed compared with the actual instruction coding

If the SPR field contains any value other than one of the values shown in Table 9 (and the processor is in *user mode*), one of the following occurs:

- The system illegal instruction error handler is invoked.
- The system supervisor-level instruction error handler is invoked.
- The results are boundedly undefined.

Other registers altered:

Simplified mnemonics:

mfxer rD	equivalent to	mfspr rD,1
mflr rD	equivalent to	mfspr rD,8
mfctr rD	equivalent to	mfspr rD,9

In the PowerPC OEA, the SPR field denotes a special-purpose register, encoded as shown in Table 10. The contents of the designated SPR are placed into rD. SPR[0] = 1 if and only if reading the register is supervisor-level. Execution of this instruction specifying a defined and supervisor-level register when MSR[PR] = 1 will result in a priviledged instruction type program exception.

If MSR[PR] = 1, the only effect of executing an instruction with an SPR number that is not shown in Table 10 and has SPR[0] = 1 is to cause a supervisor-level instruction type program exception or an illegal instruction type program exception. For all other cases, MSR[PR] = 0 or SPR[0] = 0. If the SPR field contains any value that is not shown in Table 10, either an illegal instruction type program exception occurs or the results are boundedly undefined.

Other registers altered:

Table 10. PowerPC OEA SPR Encodings for mfspr

	SPR ¹		Register	Access	
Decimal	spr[5–9]	spr[0-4]	Name	Access	
1	00000	00001	XER	User	
8	00000	01000	LR	User	
9	00000	01001	CTR	User	
18	00000	10010	DSISR	Supervisor	
19	00000	10011	DAR	Supervisor	
22	00000	10110	DEC	Supervisor	
26	00000	11010	SRR0	Supervisor	
27	00000	11011	SRR1	Supervisor	
80	00010	10000	EIE ²	Supervisor	
81	00010	10001	EID ³	Supervisor	
144	00100	10000	CMPA ⁴	Supervisor	
145	00100	10001	CMPB ⁴	Supervisor	
146	00100	10010	CMPC ⁴	Supervisor	
147	00100	10011	CMPD ⁴	Supervisor	
148	00100	10100	ICR ⁴	Supervisor	
149	00100	10101	DER ⁴	Supervisor	

Table 10. PowerPC OEA SPR Encodings for mfspr (Continued)

	SPR ¹		Register	
Decimal	spr[5–9]	spr[0-4]	Name	Access
150	00100	10110	COUNTA ⁴	Supervisor
151	00100	10111	COUNTB ⁴	Supervisor
152	00100	11000	CMPE ⁴	Supervisor
153	00100	11001	CMPF ⁴	Supervisor
154	00100	11010	CMPG ⁴	Supervisor
155	00100	11011	CMPH ⁴	Supervisor
156	00100	11100	LCTRL1 ⁴	Supervisor
157	00100	11101	LCTRL2 ⁴	Supervisor
158	00100	11110	ICTRL ⁴	Supervisor
159	00100	11111	BAR ⁴	Supervisor
272	01000	10000	SPRG0	Supervisor
273	01000	10001	SPRG1	Supervisor
274	01000	10010	SPRG2	Supervisor
275	01000	1000 10011 SPRG3		Supervisor
287	01000	11111	PVR	Supervisor
560	10001	10000	IC_CST	Supervisor
561	10001	10001	IC_ADR	Supervisor
562	10001	10010	IC_DAT	Supervisor
568	10001	11000	DC_CST	Supervisor
569	10001	11001	DC_ADR	Supervisor
570	10001	11010	DC_DAT	Supervisor
630	10011	10110	DPDR ⁴	Supervisor
638	10011	11110	IMMR	Supervisor
784	11000	10000	MI_CTR	Supervisor
786	11000	10010	MI_AP	Supervisor
787	11000	10011	MI_EPN	Supervisor
789	11000	10101	MI_TWC	Supervisor
790	11000	10110	MI_RPN	Supervisor
792	11000	11000	MD_CTR	Supervisor
793	11000	11001	M_CASID	Supervisor
794	11000	11010	MD_AP	Supervisor

Table 10. PowerPC OEA SPR Encodings for mfspr (Continued)

	SPR ¹		Register	Access	
Decimal	spr[5–9]	spr[0-4]	Name	Access	
795	11000	11011	MD_EPN	Supervisor	
796	11000	11100	M_TWB	Supervisor	
797	11000	11101 MD_TWC Supervisor		Supervisor	
798	11000	11110	MD_RPN	Supervisor	
799	11000	11111	M_TW	Supervisor	
816	11001	1 10000 MI_DBCAM	MI_DBCAM	Supervisor	
817	11001	10001	10001 MI_DBRAM0	Supervisor	
818	11001	10010	MI_DBRAM1	Supervisor	
824	11001	11000	MD_DBCAM	Supervisor	
825	11001	11001	MI_DBRAM0	Supervisor	
826	11001	11010	MI_DBRAM1	Supervisor	

¹Note that the order of the two 5-bit halves of the SPR number is reversed compared with actual instruction coding.

For **mtspr** and **mfspr** instructions, the SPR number coded in assembly language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order five bits appearing in bits 16–20 of the instruction and the low-order five bits in bits 11–15.

PowerPC Architecture Level	Supervisor Level	Optional	Form	
UISA/OEA	√*		XFX]

^{*} Note that **mfspr** is supervisor-level only if SPR[0] = 1.

²Sets EE Bit (Bit 16) in MSR.


³Clears EE Bit (Bit 16) in MSR.

⁴Development Support (Debug) Register.

Move from Segment Register

mfsr rD,SR

Reserved



rD ← SEGREG(SR)

The contents of segment register SR are placed into ${\bf r}{\bf D}$. This is a supervisor-level instruction.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
OEA	√		X

Move from Segment Register Indirect

mfsrin rD,rB

Reserved



rD ← SEGREG(**r**B[0-3])

The contents of the segment register selected by bits 0-3 of rB are copied into rD. This is a supervisor-level instruction.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
OEA	V		Х

mftb mftb

Move from Time Base

mftb rD,TBR

Reserved

	31	D	tbr*	371	0
7	0 5	6 10	11 20	21 30	31

*Note: This is a split field.

 $n \leftarrow \text{tbr}[5-9] \mid \mid \text{tbr}[0-4]$ if n = 268 then

 $\underline{\underline{\textbf{r}} \texttt{D} \leftarrow \texttt{TBL}}$

else if n = 269 then

 \mathbf{r} D \leftarrow TBU

Table 11. TBR Encodings for mftb

TBR*		Register	Access	
Decimal	tbr[5-9]	tbr[0-4] Name		Access
268	01000	01100	TB Read	User
269	01000	01101	TBU Read	User

^{*}Note that the order of the two 5-bit halves of the TBR number is reversed.

If the TBR field contains any value other than one of the values shown in Table 11, then one of the following occurs:

- The system illegal instruction error handler is invoked.
- The system supervisor-level instruction error handler is invoked.
- The results are boundedly undefined.

It is important to note that some implementations may implement **mftb** and **mfspr** identically, therefore, a TBR number must not match an SPR number.

Other registers altered:

Simplified mnemonics:

mftb rD	equivalent to	mftb	rD,268
mftbu rD	equivalent to	mftb	rD,269


PowerPC Architecture Level	Supervisor Level	Optional	Form
VEA			XFX

mtcrf mtcrf

Move to Condition Register Fields

mtcrf CRM,rS

Reserved



The contents of rS are placed into the condition register under control of the field mask specified by CRM. The field mask identifies the 4-bit fields affected. Let i be an integer in the range 0–7. If CRM(i) = 1, CR field i (CR bits 4*i through 4*i+3) is set to the contents of the corresponding field of rS.

Note that updating a subset of the eight fields of the condition register may have substantially poorer performance on some implementations than updating all of the fields.

Other registers altered:

· CR fields selected by mask

Simplified mnemonics:


mtcr rS equivalent to mtcrf 0xFF,rS

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			XFX

Move to Machine State Register

mtmsr rS

Reserved



The contents of **r**S are placed into the MSR. This is a supervisor-level instruction. It is also an execution synchronizing instruction except with respect to alterations to the POW and LE bits.

In addition, alterations to the MSR[EE] and MSR[RI] bits are effective as soon as the instruction completes. Thus if MSR[EE] = 0 and an external or decrementer exception is pending, executing an **mtmsr** instruction that sets MSR[EE] = 1 will cause the external or decrementer exception to be taken before the next instruction is executed, if no higher priority exception exists.

Other registers altered:

• MSR

PowerPC Architecture Level	Supervisor Level	Optional	Form
OEA	V		Х

mtspr mtspr

Move to Special-Purpose Register

mtspr SPR,rS

Reserved



*Note: This is a split field.

$$n \leftarrow \text{spr}[5-9] \mid\mid \text{spr}[0-4]$$

 $SPR(n) \leftarrow rS$

In the PowerPC UISA, the SPR field denotes a special-purpose register, encoded as shown in Table 12. The contents of **r**S are placed into the designated special-purpose register.

Table 12. PowerPC UISA SPR Encodings for mtspr

	SPR**	Register Name	
Decimal	spr[5–9]	spr[0-4]	Register Name
1	00000	00001	XER
8	00000	01000	LR
9	00000	01001	CTR

^{**} Note that the order of the two 5-bit halves of the SPR number is reversed compared with actual instruction coding.

If the SPR field contains any value other than one of the values shown in Table 12, and the processor is operating in user mode, one of the following occurs:

- The system illegal instruction error handler is invoked.
- The system supervisor instruction error handler is invoked.
- The results are boundedly undefined.

Other registers altered:

See Table 12.

Simplified mnemonics:

mtxer rD	equivalent to	mtspr 1,rD
mtlr rD	equivalent to	mtspr 8,rD
mtctr rD	equivalent to	mtspr 9,rD

In the PowerPC OEA, the SPR field denotes a special-purpose register, encoded as shown in Table 13. The contents of **r**S are placed into the designated special-purpose register. For this instruction, SPRs TBL and TBU are treated as separate 32-bit registers; setting one leaves the other unaltered.

The value of SPR[0] = 1 if and only if writing the register is a supervisor-level operation. Execution of this instruction specifying a defined and supervisor-level register when MSR[PR] = 1 results in a priviledged instruction type program exception.

If MSR[PR] = 1 then the only effect of executing an instruction with an SPR number that is not shown in Table 13 and has SPR[0] = 1 is to cause a priviledged instruction type program exception or an illegal instruction type program exception. For all other cases, MSR[PR] = 0 or SPR[0] = 0, if the SPR field contains any value that is not shown in Table 13, either an illegal instruction type program exception occurs or the results are boundedly undefined.

Other registers altered:

See Table 13.

Table 13. PowerPC OEA SPR Encodings for mtspr

	SPR ¹		Register	Access	
Decimal	spr[5–9]	spr[0-4]	Name	Access	
1	00000	00001	XER	User	
8	00000	01000	LR	User	
9	00000	01001	CTR	User	
18	00000	10010	DSISR	Supervisor	
19	00000	10011	DAR	Supervisor	
22	00000	10110	DEC	Supervisor	
26	00000	11010	SRR0	Supervisor	
27	00000	11011	SRR1	Supervisor	
80	00010	10000	EIE ²	Supervisor	
81	00010	10001	EID ³	Supervisor	
144	00100	10000	CMPA ⁴	Supervisor	
145	00100	10001	CMPB ⁴	Supervisor	
146	00100	10010	CMPC ⁴	Supervisor	
147	00100	10011	CMPD ⁴	Supervisor	

Table 13. PowerPC OEA SPR Encodings for mtspr (Continued)

	SPR ¹		Register	
Decimal	spr[5–9]	spr[0-4]	Name	Access
148	00100	10100	ICR ⁴	Supervisor
149	00100	10101	DER ⁴	Supervisor
150	00100	10110	COUNTA ⁴	Supervisor
151	00100	10111	COUNTB ⁴	Supervisor
152	00100	11000	CMPE ⁴	Supervisor
153	00100	11001	CMPF ⁴	Supervisor
154	00100	11010	CMPG ⁴	Supervisor
155	00100	11011	CMPH ⁴	Supervisor
156	00100	11100	LCTRL1 ⁴	Supervisor
157	00100	11101	LCTRL2 ⁴	Supervisor
158	00100	11110	ICTRL ⁴	Supervisor
159	00100	11111	BAR ⁴	Supervisor
272	01000	10000	SPRG0	Supervisor
273	01000	10001	SPRG1	Supervisor
274	01000	10010	SPRG2	Supervisor
275	01000	10011	SPRG3	Supervisor
284	01000	11100	TB Write	Supervisor
285	01000	11101	TBU Write	Supervisor
560	10001	10000	IC_CST	Supervisor
561	10001	10001	IC_ADR	Supervisor
562	10001	10010	IC_DAT	Supervisor
568	10001	11000	DC_CST	Supervisor
569	10001	11001	DC_ADR	Supervisor
570	10001	11010	DC_DAT	Supervisor
630	10011	10110	DPDR ⁴	Supervisor
638	10011	11110	IMMR	Supervisor
784	11000	10000	MI_CTR	Supervisor
786	11000	10010	MI_AP	Supervisor
787	11000	10011	MI_EPN	Supervisor
789	11000	10101	MI_TWC	Supervisor
790	11000	10110	MI_RPN	Supervisor

Table 13. PowerPC OEA SPR Encodings for mtspr (Continued)

	SPR ¹		Register Acces	
Decimal	spr[5–9]	spr[0-4]	Name	Access
792	11000	11000	MD_CTR	Supervisor
793	11000	11001	M_CASID	Supervisor
794	11000	11010	MD_AP	Supervisor
795	11000	11011	MD_EPN	Supervisor
796	11000	11100	M_TWB	Supervisor
797	11000	11101	MD_TWC	Supervisor
798	11000	11110	MD_RPN	Supervisor
799	11000	11111	M_TW	Supervisor
816	11001	10000	MI_DBCAM	Supervisor
817	11001	10001	MI_DBRAM0	Supervisor
818	11001	10010	MI_DBRAM1	Supervisor
824	11001	11000	MD_DBCAM	Supervisor
825	11001	11001	MI_DBRAM0	Supervisor
826	11001	11010	MI_DBRAM1	Supervisor

¹Note that the order of the two 5-bit halves of the SPR number is reversed. For **mtspr** and **mfspr** instructions, the SPR number coded in assembly language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order five bits appearing in bits 16–20 of the instruction and the low-order five bits in bits 11–15.

⁴Development Support (Debug) Register.

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA/OEA	√*		XFX

^{*} Note that **mtspr** is supervisor-level only if SPR[0] = 1.


²Sets EE Bit (Bit 16) in MSR.

³Clears EE Bit (Bit 16) in MSR.

Move to Segment Register

mtsr SR,rS

Reserved



 $\texttt{SEGREG}(\texttt{SR}) \leftarrow (\textbf{r}\texttt{S})$

The contents of **r**S are placed into SR. This is a supervisor-level instruction.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
OEA	√		Х

Move to Segment Register Indirect

mtsrin rS,rB

Reserved



 $SEGREG(\mathbf{r}B[0-3]) \leftarrow (\mathbf{r}S)$

The contents of **r**S are copied to the segment register selected by bits 0–3 of **r**B. This is a supervisor-level instruction.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Optional	Form
OEA	√		Х

mulhw_x

Multiply High Word

mulhw	rD,rA,rB	(Rc = 0)
mulhw.	rD,rA,rB	(Rc = 1)

Reserved



$$prod[0-63] \leftarrow rA * rB$$

 $rD \leftarrow prod[0-31]$

The <u>64</u>-bit product is formed from the contents of **r**A and **r**B. The high-order 32 bits of the 64-bit product of the operands are placed into **r**D. Both the operands and the product are interpreted as signed integers. This instruction may execute faster on some implementations if **r**B contains the operand having the smaller absolute value.

Other registers altered:

• Condition Register (CR0 field):


Affected: LT, GT, EQ, SO (if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			ХО

Multiply High Word Unsigned

mulhwu	rD,rA,rB	(Rc = 0)
mulhwu.	rD,rA,rB	(Rc = 1)

Reserved



$$prod[0-63] \leftarrow rA * rB$$

 $rD \leftarrow prod[0-31]$

The 32-bit operands are the contents of rA and rB. The high-order 32 bits of the 64-bit product of the operands are placed into rD. Both the operands and the product are interpreted as unsigned integers, except that if Rc = 1 the first three bits of CR0 field are set by signed comparison of the result to zero. This instruction may execute faster on some implementations if rB contains the operand having the smaller absolute value.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			ХО

mulli mulli

Multiply Low Immediate

mulli rD,rA,SIMM

 $prod[0-\underline{48}] \leftarrow (\mathbf{r}A) * SIMM$ $\mathbf{r}D \leftarrow prod[\underline{16-48}]$

The first operand is (rA). The <u>16</u>-bit second operand is the value of the SIMM field. The low-order <u>32</u>-bits of the <u>48</u>-bit product of the operands are placed into rD. Both the operands and the product are interpreted as signed integers. The low-order 32 bits of the product are calculated independently of whether the operands are treated as signed or unsigned 32-bit integers. This instruction can be used with mulhdx or mulhwx to calculate a full 64-bit product.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

mullwx mullwx

Multiply Low Word

mullw	rD,rA,rB	(OE = 0 Rc = 0)
mullw.	rD,rA,rB	(OE = 0 Rc = 1)
mullwo	rD,rA,rB	(OE = 1 Rc = 0)
mullwo.	rD,rA,rB	(OE = 1 Rc = 1)



 $rD \leftarrow rA * rB$

The 32-bit operands are the contents of rA and rB. The low-order 32 bits of the 64-bit product (rA) * (rB) are placed into rD. The low-order 32 bits of the product are the correct 32-bit product for 32-bit implementations. The low-order 32-bits of the product are independent of whether the operands are regarded as signed or unsigned 32-bit integers. If OE = 1, then OV is set if the product cannot be represented in 32 bits. Both the operands and the product are interpreted as signed integers.

Note that this instruction may execute faster on some implementations if **r**B contains the operand having the smaller absolute value.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

Note: CR0 field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).


XER:


Affected: SO, OV(if OE = 1)

Note: The setting of the affected bits in the XER is mode-independent, and reflects overflow of the 32-bit result.

PowerPC Architecture Level	Supervisor Level	Optional	Form	
UISA			хо	

NAND





$$rA \leftarrow \neg ((rS) \& (rB))$$

The contents of rS are ANDed with the contents of rB and the complemented result is placed into rA. **nand** with rS = rB can be used to obtain the one's complement.

Other registers altered:

• Condition Register (CR0 field):


Affected: LT, GT, EQ, SO(if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

Negate

neg	rD,rA	(OE = 0 Rc = 0)
neg.	rD,rA	(OE = 0 Rc = 1)
nego	rD,rA	(OE = 1 Rc = 0)
nego.	rD,rA	(OE = 1 Rc = 1)

Reserved



$$rD \leftarrow \neg (rA) + 1$$

The value 1 is added to the complement of the value in rA, and the resulting two's complement is placed into rD. If rA contains the most negative 32-bit number $(0x8000_0000)$, the result is the most negative number and, if OE = 1, OV is set.


Other registers altered:


- Condition Register (CR0 field):
 - Affected: LT, GT, EQ, SO(if Rc = 1)
- XER:

Affected: SO OV(if OE = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			хо

NOR





$$\mathbf{r} A \leftarrow \neg ((\mathbf{r} S) \mid (\mathbf{r} B))$$

The contents of rS are ORed with the contents of rB and the complemented result is placed into rA. **nor** with rS = rB can be used to obtain the one's complement.

Other registers altered:

• Condition Register (CR0 field):


Simplified mnemonics:


not rD,rS equivalent to nor rA,rS,rS

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

 $\mathbf{or} x$

OR





$$rA \leftarrow (rS) \mid (rB)$$

The contents of rS are ORed with the contents of rB and the result is placed into rA. The simplified mnemonic mr (shown below) demonstrates the use of the or instruction to move register contents.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)


Simplified mnemonics:

mr rA,rS equivalent to or rA,rS,rS

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

OR with Complement

 $\begin{array}{cccc} \mbox{orc} & \mbox{rA,rS,rB} & (Rc=0) \\ \mbox{orc.} & \mbox{rA,rS,rB} & (Rc=1) \\ \end{array}$



$$rA \leftarrow (rS) \mid \neg (rB)$$

The contents of rS are ORed with the complement of the contents of rB and the result is placed into rA.

Other registers altered:

• Condition Register (CR0 field):


Affected: LT, GT, EQ, SO(if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form	
UISA			Х	

ori

OR Immediate

ori rA,rS,UIMM



The contents of rS are ORed with 0x0000|| UIMM and the result is placed into rA. The preferred no-op (an instruction that does nothing) is **ori 0,0,0**.

Other registers altered:

None


Simplified mnemonics:

nop equivalent to ori 0,0,0

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

OR Immediate Shifted

oris rA,rS,UIMM



The contents of rS are ORed with UIMM $\mid\mid$ 0x0000 and the result is placed into rA.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D



rfi

Return from Interrupt

								Rese	rved
19		00000		0 0 0 0 0		00000	50		0
0 5	6	10	11	15	16	20	21	30	31

 $\begin{aligned} & \text{MSR}[16-23,\ 25-27,\ 30-31] \leftarrow \text{SRR1}[16-23,\ 25-27,\ 30-31] \\ & \text{NIA} \leftarrow \text{iea} \ \text{SRR0}[0-29] \ | \ | \ 0\text{b00} \end{aligned}$

Bits SRR1[0,5-9,16-31] are placed into the corresponding bits of the MSR. If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address SRR0[0–29] || 0b00. If the new MSR value enables one or more pending exceptions, the exception associated with the highest priority pending exception is generated; in this case the value placed into SRR0 by the exception processing mechanism is the address of the instruction that would have been executed next had the exception not occurred. Note that an implementation may define additional MSR bits, and in this case, may also cause them to be saved to SRR1 from MSR on an exception and restored to MSR from SRR1 on an **rfi**. This is a supervisor-level, context synchronizing instruction.


Other registers altered:

MSR

PowerPC Architecture Level	Supervisor Level	Optional	Form
OEA	V		XL

rlwimix rlwimix

Rotate Left Word Immediate then Mask Insert



$$\begin{array}{l} n \leftarrow \text{ SH} \\ \text{r} \leftarrow \text{ROTL}(\textbf{rS}, \ n) \\ \text{m} \leftarrow \text{MASK}(\text{MB}, \ \text{ME}) \\ \textbf{rA} \leftarrow (\text{r \& m}) \ | \ (\textbf{rA \& \neg m}) \end{array}$$

The contents of rS are rotated left the number of bits specified by operand SH. A mask is generated having 1 bits from bit MB through bit ME and 0 bits elsewhere. The rotated data is inserted into rA under control of the generated mask.

Note that **rlwimi** can be used to insert a bit field into the contents of **r**A using the methods shown below:

- To insert an n-bit field, that is left-justified rS, into rA starting at bit position b, set SH = 32 b, MB = b, and ME = (b + n) 1.
- To insert an *n*-bit field, that is right-justified in rS, into rA starting at bit position b, set SH = 32 (b + n), MB = b, and ME = (b + n) 1.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)


Simplified mnemonics:

inslwi rA,rS,n,b equivalent to rlwimi rA,rS,32 - b,b,b + n - 1 insrwi rA,rS,n,b (n > 0) equivalent to rlwimi rA,rS,32 - (b + n),b,(b + n) - 1

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			М

rlwinmx rlwinmx

Rotate Left Word Immediate then AND with Mask



 $n \leftarrow \text{SH}$ $r \leftarrow \text{ROTL}(\mathbf{r}\text{S}, n)$ $m \leftarrow \text{MASK}(\text{MB}_{\underline{t}}, \text{ME}_{\underline{\underline{t}}})$ $\mathbf{r}\text{A} \leftarrow r \& m$

The contents of **r**S are rotated left the number of bits specified by operand SH. A mask is generated having 1 bits from bit MB through bit ME and 0 bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into **r**A.

Note that **rlwinm** can be used to extract, rotate, shift, and clear bit fields using the methods shown below:

- To extract an n-bit field, that starts at bit position b in rS, right-justified into rA (clearing the remaining 32 n bits of rA), set SH = b + n,
 MB = 32 n, and ME = 31.
- To extract an n-bit field, that starts at bit position b in rS, left-justified into rA (clearing the remaining 32 n bits of rA), set SH = b, MB = 0, and ME = n 1.
- To rotate the contents of a register left (or right) by n bits, set SH = n (32 n), MB = 0, and ME = 31.
- To shift the contents of a register right by n bits, by setting SH = 32 n, MB = n, and ME = 31. It can be used to clear the high-order b bits of a register and then shift the result left by n bits by setting SH = n, MB = b n and ME = 31 n.
- To clear the low-order n bits of a register, by setting SH = 0, MB = 0, and ME = 31 - n.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)


Simplified mnemonics:

extlwi rA,rS, n , b ($n > 0$)	equivalent to	rlwinm rA, r S,b, 0 , <i>n</i> – 1
extrwi rA,rS, n , b ($n > 0$)	equivalent to	rlwinm rA,rS,b + <i>n</i> ,32 - <i>n</i> , 31
rotlwi rA,rS,n	equivalent to	rlwinm rA,rS, <i>n</i> , 0,31
rotrwi rA,rS,n	equivalent to	rlwinm rA,rS, 32 – <i>n</i> , 0,31
slwi r A, r S, <i>n</i> (<i>n</i> < 32)	equivalent to	rlwinm rA,rS, <i>n</i> , 0 ,31– <i>n</i>
srwi rA,rS, <i>n</i> (<i>n</i> < 32)	equivalent to	rlwinm rA,rS,32 – <i>n</i> , <i>n</i> , 31
clrlwi rA,rS, <i>n</i> (<i>n</i> < 32)	equivalent to	rlwinm rA,rS, 0 , <i>n,</i> 31
clrrwi rA,rS, <i>n</i> (<i>n</i> < 32)	equivalent to	rlwinm rA,rS, 0,0, 31 – n
cirlsiwi rA,rS, b , n ($n \le b < 32$)	equivalent to	rlwinm rA, r S, <i>n,b</i> – <i>n,</i> 31 – <i>n</i>

PowerPC Architecture Level	Supervisor Level	Optional	Form	
UISA			М]

rlwnmx rlwnmx

Rotate Left Word then AND with Mask



 $n \leftarrow rB[27-31]$ $r \leftarrow ROTL(rS, n)$ $m \leftarrow MASK(MB, ME)$ $rA \leftarrow r \& m$

The contents of **rS** are rotated left the number of bits specified by the low-order five bits of **rB**. A mask is generated having 1 bits from bit MB through bit ME and 0 bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into **rA**.

Note that **rlwnm** can be used to extract and rotate bit fields using the methods shown as follows:

- To extract an *n*-bit field, that starts at variable bit position *b* in rS, right-justified into rA (clearing the remaining 32 *n* bits of rA), by setting the low-order five bits of rB to b + n, MB = 32 n, and ME = 31.
- To extract an n-bit field, that starts at variable bit position b in rS, left-justified into rA (clearing the remaining 32 n bits of rA), by setting the low-order five bits of rB to b, MB = 0, and ME = n 1.
- To rotate the contents of a register left (or right) by n bits, by setting the low-order five bits of **r**B to n (32 n), MB = 0, and ME = 31.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

Simplified mnemonics:

rotlw rA,rS,rB equivalent to rlwnmrA,rS,rB,0,31

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			М

Reserved

	17		00000		0 0 0 0 0	0000 0000 0000 00		1	0
0	5	6	10	11	15	16	29	30	31

The **sc** instruction calls the operating system to perform a service. When control is returned to the program that executed the system call, the content of the registers depends on the register conventions used by the program providing the system service.

The effective address of the instruction following the **sc** instruction is placed into SRR0. Bits 0, 5-9, and 16-31 of the MSR are placed into the corresponding bits of SRR1, and bits 1-4 and 10-15 of SRR1 are set to undefined values. An **sc** exception is generated. The exception alters the MSR. The exception causes the next instruction to be fetched from offset 0xC00 from the base real address indicated by the new setting of MSR[IP].

Other registers altered:

- · Dependent on the system service
- SRR0
- SRR1
- MSR

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA/OEA			SC



Shift Left Word



$$n \leftarrow rB[\underline{27-31}]$$

 $rA \leftarrow ROTL(rS, n)$

If bit 26 of rB = 0, the contents of rS are shifted left the number of bits specified by rB[27-31]. Bits shifted out of position 0 are lost. Zeros are supplied to the vacated positions on the right. The 32-bit result is placed into rA. If bit 26 of rB = 1, 32 zeros are placed into rA.

Other registers altered:


• Condition Register (CR0 field):


Affected: LT, GT, EQ, SO(if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

srawx srawx

Shift Right Algebraic Word





$$n \leftarrow rB[\underline{27-31}]$$

rA $\leftarrow ROTL(rS, n)$

If rB[26] = 0,then the contents of rS are shifted right the number of bits specified by rB[27–31]. Bits shifted out of position 31 are lost. The result is padded on the left with sign bits before being placed into rA. If rB[26] = 1, then rA is filled with 32 sign bits (bit 0) from rS. CR0 is set based on the value written into rA. XER[CA] is set if rS contains a negative number and any 1 bits are shifted out of position 31; otherwise XER[CA] is cleared. A shift amount of zero causes XER[CA] to be cleared.

Note that the **sraw** instruction, followed by **addze**, can by used to divide quickly by 2^n . The setting of the XER[CA] bit, by **sraw**, is independent of mode.

Other registers altered:

• Condition Register (CR0 field):


Affected: LT, GT, EQ, SO(if Rc = 1)

• XER:

Affected: CA

srawi*x* srawi*x*

Shift Right Algebraic Word Immediate



$$n \leftarrow \text{SH}$$

 $r \leftarrow \text{ROTL}(\mathbf{r}S, 32 - n)$

The contents of rS are shifted right the number of bits specified by operand SH. Bits shifted out of position 31 are lost. The shifted value is sign-extended before being placed in rA. The 32-bit result is placed into rA. XER[CA] is set if rS contains a negative number and any 1 bits are shifted out of position 31; otherwise XER[CA] is cleared. A shift amount of zero causes XER[CA] to be cleared.

Note that the **srawi** instruction, followed by **addze**, can be used to divide quickly by 2^n . The setting of the CA bit, by **srawi**, is independent of mode.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)


• XER:


Affected: CA

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

Srwx Srwx

Shift Right Word





$$n \leftarrow \mathbf{r} \mathbb{B}[\underline{27-31}]$$

 $\mathbf{r} \leftarrow \text{ROTL}(\mathbf{r} \mathbb{S}, \underline{32} - n)$

The contents of rS are shifted right the number of bits specified by the low-order six bits of rB. Bits shifted out of position $\underline{31}$ are lost. Zeros are supplied to the vacated positions on the left. The result is placed into rA.

Other registers altered:


• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

Store Byte

stb rS,d(rA)



if
$$\mathbf{r}A = 0$$
 then $\mathbf{b} \leftarrow 0$
elseb $\leftarrow (\mathbf{r}A)$
 $\mathbf{E}A \leftarrow \mathbf{b} + \mathbf{EXTS}(\mathbf{d})$
 $\mathbf{MEM}(\mathbf{E}A, 1) \leftarrow \mathbf{rS}[\underline{24-31}]$

EA is the sum (rA|0) + d. The contents of the low-order eight bits of rS are stored into the byte in memory addressed by EA.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

stbu stbu

Store Byte with Update

stbu rS,d(rA)



$$\begin{split} & \texttt{EA} \leftarrow (\textbf{r}\texttt{A}) + \texttt{EXTS}(\texttt{d}) \\ & \texttt{MEM}(\texttt{EA}, \ 1) \leftarrow \textbf{r}\texttt{S}[\underline{24-31}] \\ & \textbf{r}\texttt{A} \leftarrow \texttt{EA} \end{split}$$

EA is the sum (rA) + d. The contents of the low-order eight bits of rS are stored into the byte in memory addressed by EA. EA is placed into rA. If rA = 0, the instruction form is invalid.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Store Byte with Update Indexed

stbux rS,rA,rB

Reserved



$$\begin{split} & \texttt{EA} \leftarrow (\textbf{r}\texttt{A}) + (\textbf{r}\texttt{B}) \\ & \texttt{MEM}(\texttt{EA}, \ 1) \leftarrow \textbf{r}\texttt{S}[\underline{24-31}] \\ & \textbf{r}\texttt{A} \leftarrow \texttt{EA} \end{split}$$

EA is the sum (rA) + (rB). The contents of the low-order eight bits of rS are stored into the byte in memory addressed by EA. EA is placed into rA. If rA = 0, the instruction form is invalid.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

stbx stbx

Store Byte Indexed

stbx rS,rA,rB

Reserved

31	S	А	В	215 0
0 5	6 10	11 15	16 21	22 30 31

```
if \mathbf{r}A = 0 then \mathbf{b} \leftarrow 0
elseb \leftarrow (\mathbf{r}A)
\mathbf{E}A \leftarrow \mathbf{b} + (\mathbf{r}B)
\mathbf{MEM}(\mathbf{E}A, 1) \leftarrow \mathbf{r}S[\underline{24-31}]
```

EA is the sum (rA|0) + (rB). The contents of the low-order eight bits of rS are stored into the byte in memory addressed by EA.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

sth sth

Store Half Word

sth rS,d(rA)



if
$$\mathbf{r}A = 0$$
 then $\mathbf{b} \leftarrow 0$
elseb $\leftarrow (\mathbf{r}A)$
 $\mathbf{E}A \leftarrow \mathbf{b} + \mathbf{EXTS}(\mathbf{d})$
 $\mathbf{MEM}(\mathbf{E}A, 2) \leftarrow \mathbf{r}\mathbf{S}[\underline{16-31}]$

EA is the sum (rA|0) + d. The contents of the low-order 16 bits of rS are stored into the half word in memory addressed by EA.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

sthbrx sthbrx

Store Half Word Byte-Reverse Indexed

sthbrx rS,rA,rB

Reserved



```
if \mathbf{r}A = 0 then \mathbf{b} \leftarrow 0
elseb \leftarrow (\mathbf{r}A)
\mathbf{E}A \leftarrow \mathbf{b} + (\mathbf{r}B)
\mathbf{MEM}(\mathbf{E}A, 2) \leftarrow \mathbf{r}S[\underline{24-31}] \mid | \mathbf{r}S[\underline{16-23}]
```

EA is the sum (rA|0) + (rB). The contents of the low-order eight bits of rS are stored into bits 0–7 of the half word in memory addressed by EA. The contents of the subsequent low-order eight bits of rS are stored into bits 8–15 of the half word in memory addressed by EA.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

sthu sthu

Store Half Word with Update

sthu rS,d(rA)



EA is the sum (rA) + d. The contents of the low-order 16 bits of rS are stored into the half word in memory addressed by EA. EA is placed into rA. If rA = 0, the instruction form is invalid.

Other registers altered:


 $\mathbf{r} \mathtt{A} \leftarrow \mathtt{E} \mathtt{A}$

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Store Half Word with Update Indexed

sthux rS,rA,rB

Reserved



$$\begin{split} & \texttt{EA} \leftarrow (\textbf{r}\texttt{A}) + (\textbf{r}\texttt{B}) \\ & \texttt{MEM}(\texttt{EA}, \ 2) \leftarrow \textbf{r}\texttt{S}[\underline{16-31}] \\ & \textbf{r}\texttt{A} \leftarrow \texttt{EA} \end{split}$$

EA is the sum (rA) + (rB). The contents of the low-order 16 bits of rS are stored into the half word in memory addressed by EA. EA is placed into rA. If rA = 0, the instruction form is invalid.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

sthx

Store Half Word Indexed

sthx rS,rA,rB

Reserved

	31	S	A	В	407 0	
(5	6 10	11 15	10 20	21 30 3	Ī

if
$$\mathbf{r}A = 0$$
 then $\mathbf{b} \leftarrow 0$
elseb $\leftarrow (\mathbf{r}A)$
 $\mathbf{E}A \leftarrow \mathbf{b} + (\mathbf{r}B)$
 $\mathbf{MEM}(\mathbf{E}A, 2) \leftarrow \mathbf{r}S[\underline{16-31}]$

EA is the sum (rA|0) + (rB). The contents of the low-order 16 bits of rS are stored into the half word in memory addressed by EA.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

stmw stmw

Store Multiple Word

stmw rS,d(rA)



```
if \mathbf{r}A = 0 then b \leftarrow 0
elseb \leftarrow (\mathbf{r}A)
EA \leftarrow b + EXTS(d)
r \leftarrow \mathbf{r}S
do while r \le 31
MEM(EA, 4) \leftarrow GPR(r)
r \leftarrow r + 1
EA \leftarrow EA + 4
```

EA is the sum (rA|0) + d. n = (32 - rS). n consecutive words starting at EA are stored from the GPRs rS through r31. For example, if rS = 30, 2 words are stored. EA must be a multiple of four. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined.

Note that this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

stswi stswi

Store String Word Immediate

stswi rS,rA,NB

		Reserve	∌a

31	S	Α	NB	725	0
0 5	6 10	11 15	16 20	21 30	31

```
if \mathbf{r}A = 0 then EA \leftarrow 0
elseEA \leftarrow (\mathbf{r}A)
if NB = 0 then n \leftarrow 32
elsen \leftarrow NB
r \leftarrow \mathbf{r}S - 1
i \leftarrow 32
do while n > 0
if i = 32 then r \leftarrow r + 1 (mod 32)
MEM(EA, 1) \leftarrow GPR(r)[i - i + 7]
i \leftarrow i + 8
if i = 64 then i \leftarrow 32
EA \leftarrow EA + 1
n \leftarrow n - 1
```

EA is (rA|0). Let n = NB if $NB \neq 0$, n = 32 if NB = 0; n is the number of bytes to store. Let nr = CEIL(n + 4); nr is the number of registers to supply data. n consecutive bytes starting at EA are stored from GPRs rS through rS + nr - 1. Bytes are stored left to right from each register. The sequence of registers wraps around through r0 if required. Under certain conditions (for example, segment boundary crossing) the data alignment exception handler may be invoked.

Note that, in some implementations, this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:

None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

___ D......

stswx stswx

Store String Word Indexed

stswx rS,rA,rB

	Reserved
--	----------

	31	S	А	В	661	0
0	5	6 10	11 15	16 20	21 30	31

```
if \mathbf{r}A = 0 then \mathbf{b} \leftarrow 0

elseb \leftarrow (\mathbf{r}A)

\mathbf{E}A \leftarrow \mathbf{b} + (\mathbf{r}B)

n \leftarrow \mathbf{XER}[25-31]

\mathbf{r} \leftarrow \mathbf{r}S - 1

\mathbf{i} \leftarrow 32

do while n > 0

if \mathbf{i} = 32 then \mathbf{r} \leftarrow \mathbf{r} + 1 \pmod{32}

\mathbf{MEM}(\mathbf{E}A, 1) \leftarrow \mathbf{GPR}(\mathbf{r})[\mathbf{i}-\mathbf{i} + 7]

\mathbf{i} \leftarrow \mathbf{i} + 8

if \mathbf{i} = 64 then \mathbf{i} \leftarrow 32

\mathbf{E}A \leftarrow \mathbf{E}A + 1

n \leftarrow n - 1
```

EA is the sum (rA|0) + (rB). Let n = XER[25-31]; n is the number of bytes to store. Let $nr = CEIL(n \div 4)$; nr is the number of registers to supply data. n consecutive bytes starting at EA are stored from GPRs rS through rS + nr - 1. Bytes are stored left to right from each register. The sequence of registers wraps around through r0 if required. If n = 0, no bytes are stored. Under certain conditions (for example, segment boundary crossing) the data alignment exception handler may be invoked.

Note that, in some implementations, this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

stw stw

Store Word

stw rS,d(rA)



if
$$\mathbf{r}A = 0$$
 then $\mathbf{b} \leftarrow 0$
elseb \leftarrow ($\mathbf{r}A$)
 $\mathbf{E}A \leftarrow \mathbf{b} + \mathbf{EXTS}(\mathbf{d})$
 $\mathbf{MEM}(\mathbf{E}A, 4) \leftarrow \mathbf{r}S$

EA is the sum (rA|0) + d. The contents of rS are stored into the word in memory addressed by EA.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

stwbrx stwbrx

Store Word Byte-Reverse Indexed

stwbrx rS,rA,rB

Reserved



```
if \mathbf{r}A = 0 then b \leftarrow 0
elseb \leftarrow (\mathbf{r}A)
EA \leftarrow b + (\mathbf{r}B)
MEM(EA, 4) \leftarrow \mathbf{r}S[\underline{24-31}] \mid \mid \mathbf{r}S[\underline{16-23}] \mid \mid \mathbf{r}S[\underline{8-15}] \mid \mid \mathbf{r}S[\underline{0-7}]
```

EA is the sum (rA|0) + (rB). The contents of the low-order eight bits of rS are stored into bits 0–7 of the word in memory addressed by EA. The contents of the subsequent eight low-order bits of rS are stored into bits 8–15 of the word in memory addressed by EA. The contents of the subsequent eight low-order bits of rS are stored into bits 16–23 of the word in memory addressed by EA. The contents of the subsequent eight low-order bits of rS are stored into bits 24–31 of the word in memory addressed by EA.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

stwcx. stwcx.

Store Word Conditional Indexed

stwcx. rS,rA,rB

	31	S	Α	В	150	1
0	5	6 10	11 15	16 20	21 30 3	31

```
if \mathbf{r}A = 0 then \mathbf{b} \leftarrow 0 else \mathbf{b} \leftarrow (\mathbf{r}A) EA \leftarrow b + (\mathbf{r}B) if RESERVE then if RESERVE_ADDR = physical_addr(EA) MEM(EA, 4) \leftarrow \mathbf{r}S CR0 \leftarrow 0b00 || 0b1 || XER[SO] else u \leftarrow undefined 1-bit value if u then MEM(EA, 4) \leftarrow \mathbf{r}S CR0 \leftarrow 0b00 || u || XER[SO] RESERVE \leftarrow 0 else CR0 \leftarrow 0b00 || 0b0 || XER[SO]
```

EA is the sum (rA|0) + (rB). If the reserved bit is set, the **stwcx**. instruction stores rS to effective address (rA + rB), clears the reserved bit, and sets CR0[EQ]. If the reserved bit is not set, the **stwcx**. instruction does not do a store; it leaves the reserved bit cleared and clears CR0[EQ]. Software must look at CR0[EQ] to see if the **stwcx**. was successful.

The reserved bit is set by the **lwarx** instruction. The reserved bit is cleared by any **stwcx**. instruction to any address, and also by snooping logic if it detects that another processor does any kind of store to the block indicated in the reservation buffer when reserved is set.

If a reservation exists, and the memory address specified by the **stwcx.** instruction is the same as that specified by the load and reserve instruction that established the reservation, the contents of **r**S are stored into the word in memory addressed by EA and the reservation is cleared.

If a reservation exists, but the memory address specified by the **stwcx.** instruction is not the same as that specified by the load and reserve instruction that established the reservation, the reservation is cleared, and it is undefined whether the contents of **r**S are stored into the word in memory addressed by EA.

If no reservation exists, the instruction completes without altering memory.

CR0 field is set to reflect whether the store operation was performed as follows.

```
CR0[LT GT EQ S0] = 0b00 || store_performed || XER[S0]
```

EA must be a multiple of four. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined.

The granularity with which reservations are managed is *implementation-dependent*. Therefore, the memory to be accessed by the load and reserve and store conditional instructions should be allocated by a system library program.

Other registers altered:


• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

Store Word with Update

stwu rS,d(rA)



EA is the sum (rA) + d. The contents of rS are stored into the word in memory addressed by EA. EA is placed into rA. If rA = 0, the instruction form is invalid.

Other registers altered:

 $\mathbf{r} \mathsf{A} \leftarrow \mathsf{E} \mathsf{A}$


PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Store Word with Update Indexed

stwux

rS,rA,rB

Reserved



$$\begin{aligned} \mathtt{EA} &\leftarrow (\mathtt{rA}) + (\mathtt{rB}) \\ \mathtt{MEM}(\mathtt{EA}, \ 4) &\leftarrow \mathtt{rS} \\ \mathtt{rA} &\leftarrow \mathtt{EA} \end{aligned}$$

EA is the sum (rA) + (rB). The contents of rS are stored into the word in memory addressed by EA. EA is placed into rA. If rA = 0, the instruction form is invalid.

Other registers altered:


• None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

Store Word Indexed

stwx rS,rA,rB

Reserved



if
$$\mathbf{r}A = 0$$
 then $\mathbf{b} \leftarrow 0$
elseb $\leftarrow (\mathbf{r}A)$
 $\mathbf{E}A \leftarrow \mathbf{b} + (\mathbf{r}B)$
MEM($\mathbf{E}A$, $\mathbf{4}$) $\leftarrow \mathbf{r}S$

EA is the sum (rA|0) + (rB). The contents of rS are is stored into the word in memory addressed by EA.


Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

subfx

Subtract From

subf	rD,rA,rB	(OE = 0 Rc = 0)
subf.	rD,rA,rB	(OE = 0 Rc = 1)
subfo	rD,rA,rB	(OE = 1 Rc = 0)
subfo.	rD,rA,rB	(OE = 1 Rc = 1)



$$rD \leftarrow \neg (rA) + (rB) + 1$$

The sum \neg (rA) + (rB) + 1 is placed into rD. The **subf** instruction is preferred for subtraction because it sets few status bits.

Other registers altered:

- Condition Register (CR0 field):
 - Affected: LT, GT, EQ, SO(if Rc = 1)
- XER:

Affected: SO, OV(if OE = 1)

Simplified mnemonics:


sub rD,rA,rB equivalent to subf rD,rB,rA

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			ХО

subfcx subfcx

Subtract from Carrying

subfc	rD,rA,rB	(OE = 0 Rc = 0)
subfc.	rD,rA,rB	(OE = 0 Rc = 1)
subfco	rD,rA,rB	(OE = 1 Rc = 0)
subfco.	rD,rA,rB	(OE = 1 Rc = 1)



$$rD \leftarrow \neg (rA) + (rB) + 1$$

The sum \neg (rA) + (rB) + 1 is placed into rD.

Other registers altered:

- Condition Register (CR0 field):
 - Affected: LT, GT, EQ, SO (if Rc = 1)

Note: CR0 field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

- XER:
 - Affected: CA

Affected: SO, OV (if OE = 1)


Simplified mnemonics:

subc rD,rA,rB equivalent to subfc rD,rB,rA

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			ХО

Subtract from Extended

subfe	rD,rA,rB	(OE = 0 Rc = 0)
subfe.	rD,rA,rB	(OE = 0 Rc = 1)
subfeo	rD,rA,rB	(OE = 1 Rc = 0)
subfeo.	rD,rA,rB	(OE = 1 Rc = 1)



$$rD \leftarrow \neg (rA) + (rB) + XER[CA]$$

The sum \neg (rA) + (rB) + XER[CA] is placed into rD.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

Note: CR0 field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

• XER:

Affected: CA


Affected: SO, OV(if OE = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			ХО

Subtract from Immediate Carrying

subfic

rD,rA,SIMM



The sum \neg (rA) + EXTS(SIMM) + 1 is placed into rD.

Other registers altered:

• XER:


Affected: CA

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Subtract from Minus One Extended

subfme	rD,rA	(OE = 0 Rc = 0)
subfme.	rD,rA	(OE = 0 Rc = 1)
subfmeo	rD,rA	(OE = 1 Rc = 0)
subfmeo.	rD,rA	(OE = 1 Rc = 1)

Reserved



$$rD \leftarrow \neg (rA) + XER[CA] - 1$$

The sum \neg (rA) + XER[CA] + (32)1 is placed into rD.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

Note: CR0 field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

• XER:

Affected: CA


Affected: SO, OV(if OE = 1)

PowerPC Architecture L	evel Supervisor Level	Optional	Form
UISA			хо

Subtract from Zero Extended

subfze	rD,rA	(OE = 0 Rc = 0)
subfze.	rD,rA	(OE = 0 Rc = 1)
subfzeo	rD,rA	(OE = 1 Rc = 0)
subfzeo.	rD,rA	(OE = 1 Rc = 1)

Reserved



$$rD \leftarrow \neg (rA) + XER[CA]$$

The sum \neg (rA) + XER[CA] is placed into rD.

Other registers altered:

• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

Note: CR0 field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

XER:

Affected: CA

Affected: SO, OV(if OE = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			ХО



							∐ R	eserv	/ed
31		00 000	0 0 0 0 0		00000		598		0
0 5	5 6	10	11	15	16	20	21	30 3	31

The **sync** instruction provides an ordering function for the effects of all instructions executed by a given processor. Executing a **sync** instruction ensures that all instructions preceding the **sync** instruction appear to have completed before the **sync** instruction completes, and that no subsequent instructions are initiated by the processor until after the **sync** instruction completes. When the **sync** instruction completes, all external accesses caused by instructions preceding the **sync** instruction will have been performed with respect to all other mechanisms that access memory.

Multiprocessor implementations also send a **sync** address-only broadcast that is useful in some designs. For example, if a design has an external buffer that re-orders loads and stores for better bus efficiency, the **sync** broadcast signals to that buffer that previous loads/stores must be completed before any following loads/stores.

The **sync** instruction can be used to ensure that the results of all stores into a data structure, caused by store instructions executed in a "critical section" of a program, are seen by other processors before the data structure is seen as unlocked.

The functions performed by the **sync** instruction will normally take a significant amount of time to complete, so indiscriminate use of this instruction may adversely affect performance. In addition, the time required to execute **sync** may vary from one execution to another. The **eieio** instruction may be more appropriate than **sync** for many cases.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form	
UISA			Х]

tlbia

Translation Lookaside Buffer Invalidate All

										Rese	rved
	31		00000		0 0 0 0 0			00000		370	0
0	5	6	10	11		15	16	20	21	30	31

All TLB entries ← invalid

The entire *translation lookaside buffer (TLB)* is invalidated (that is, all entries are removed). The TLB is invalidated regardless of the settings of MSR[IR] and MSR[DR]. The invalidation is done without reference to the SLB, segment table, or segment registers. This instruction does not cause the entries to be invalidated in other processors. This is a supervisor-level instructon.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Optional	Form
OEA	V	V	Х

tlbie tlbie

Translation Lookaside Buffer Invalidate Entry

tlbie rB

Reserved



 $VPS \leftarrow rB[4-19]$

Identify TLB entries corresponding to VPS

Each such TLB entry ← invalid

EA is the contents of **r**B. If the translation lookaside buffer (TLB) contains an entry corresponding to EA, that entry is made invalid (that is, removed from the TLB).

Multiprocessing implementations (for example, the 601, and 604) send a **tlbie** address-only broadcast over the address bus to tell other processors to invalidate the same TLB entry in their TLBs.

The TLB search is done regardless of the settings of MSR[IR] and MSR[DR]. The search is done based on a portion of the logical page number within a segment, without reference to the segment registers. All entries matching the search criteria are invalidated.

Block address translation for EA, if any, is ignored.

This is a supervisor-level instruction.

Other registers altered:

PowerPC Architecture Level	Supervisor Level	Optional	Form
OEA	√	V	X

tlbsync

							Reser	ved
31	0.0	000	0 0 0 0 0		00000	566		0
0 5	6	10	11	15 16	20	21	30 3	31

If an implementation sends a broadcast for **tlbie** then it will also send a broadcast for **tlbsync**. Executing a **tlbsync** instruction ensures that all **tlbie** instructions previously executed by the processor executing the **tlbsync** instruction have completed on all other processors. The operation performed by this instruction is treated as a caching-inhibited and guarded data access with respect to the ordering done by **eieio**. This instruction is supervisor-level.

Other registers altered:


PowerPC Architecture Level	Supervisor Level	Optional	Form
OEA	√	√	X

tw

Trap Word

tw TO,rA,rB

Reserved



 $\mathtt{a} \leftarrow \, \mathtt{EXTS}(\mathbf{r}\mathtt{A})$

 $b \leftarrow EXTS(\mathbf{r}B)$

if (a < b) & TO[0] then TRAP

if (a > b) & TO[1] then TRAP

if (a = b) & TO[2] then TRAP

if (a <U b) & TO[3] then TRAP

if (a >U b) & TO[4] then TRAP

The contents of $\mathbf{r}A$ are compared with the contents of $\mathbf{r}B$. If any bit in the TO field is set and its corresponding condition is met by the result of the comparison, then the system trap handler is invoked.

Other registers altered:

None

Simplified mnemonics:

tweq	rA,rB	equivalent to	tw	4 ,rA,rB
twlge	rA,rB	equivalent to	tw	5 ,rA,rB
trap		equivalent to	tw	31,0,0

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

twi tw

Trap Word Immediate

twi TO,rA,SIMM

```
03 TO A SIMM
0 5 6 10 11 15 16 31
```

The contents of **r**A are compared with the sign-extended value of the SIMM field. If any bit in the TO field is set and its corresponding condition is met by the result of the comparison, then the system trap handler is invoked.

Other registers altered:


None


Simplified mnemonics:

twgti rA,valueequivalent totwi8,rA,valuetwllei rA,valueequivalent totwi6,rA,value

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

XOR





$$\mathbf{r} \mathtt{A} \leftarrow (\mathbf{r} \mathtt{S}) \oplus (\mathbf{r} \mathtt{B})$$

The contents of rS is XORed with the contents of rB and the result is placed into rA.

Other registers altered:


• Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			Х

XOR Immediate

xori rA,rS,UIMM




The contents of **r**S are XORed with 0x0000 || UIMM and the result is placed into **r**A. Other registers altered:

• None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

XOR Immediate Shifted

xoris rA,rS,UIMM



The contents of **r**S are XORed with UIMM || 0x0000 and the result is placed into **r**A. Other registers altered:

• None

PowerPC Architecture Level	Supervisor Level	Optional	Form
UISA			D

Appendix MPCxxx Instruction Set Listings

This appendix lists the MPCxxx's instruction set. Instructions are sorted by *mnemonic*, opcode, function, and form. Also included in this appendix is a quick reference table that contains general information, such as the architecture level, privilege level, and form.

Note that split fields, which represent the concatenation of sequences from left to right, are shown in lowercase.

Instructions Sorted by Mnemonic

Table 1 lists the instructions implemented in the MPCxxx in alphabetical order by mnemonic.



Table 1. Complete Instruction List Sorted by Mnemonic

Name	0	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 2	22 23 24 25 26 27 28 29 30	31
add x	31	D	А	В	OE	266	Rc
addcx	31	D	А	В	OE	10	Rc
adde x	31	D	А	В	OE	138	Rc
addi	14	D	А			SIMM	
addic	12	D	А			SIMM	
addic.	13	D	А			SIMM	
addis	15	D	А			SIMM	
addme <i>x</i>	31	D	А	00000	OE	234	Rc
addzex	31	D	А	00000	OE	202	Rc
and <i>x</i>	31	S	А	В		28	Rc
andc <i>x</i>	31	S	А	В		60	Rc
andi.	28	S	А			UIMM	
andis.	29	S	А			UIMM	

Name	0	6	7 8	0	10	1.	1 11	2 1	2	11	15	16	17	10	10	20	21	22	22	24	25	26	27	20	20	20	21
name	()	h	/ 8	5 9	1() 1.	1 12	/ 1	.3	14	15	าก	17	18	19	70	-21	77	23	74	75	26	77	28	79	30	-31

b x	18					LI		AAI	LK
bcx	16	ВО			ВІ		BD	AAI	LK
bcctrx	19	ВО			BI	00000	528		LK
bclrx	19	ВО			BI	00000	16	ı	LK
стр	31	crfD	0	L	А	В	0		0
cmpi	11	crfD	0	L	А		SIMM		
cmpl	31	crfD	0	L	А	В	32		0
cmpli	10	crfD	0	L	А		UIMM		
cntlzwx	31	S			Α	00000	26	ŀ	Rc
crand	19	crbD)		crbA	crbB	257		0
crandc	19	crbD)		crbA	crbB	129		0
creqv	19	crbD)		crbA	crbB	289		0
crnand	19	crbD)		crbA	crbB	225		0
crnor	19	crbD)		crbA	crbB	33		0
cror	19	crbD)		crbA	crbB	449		0
crorc	19	crbD)		crbA	crbB	417		0
crxor	19	crbD)		crbA	crbB	193		0
dcbf	31	0000	0 0		А	В	86		0
dcbi ¹	31	0000	0 0		Α	В	470		0
dcbst	31	0000	0 0		Α	В	54		0
dcbt	31	0000	0 0		А	В	278		0
dcbtst	31	0000	0 0		Α	В	246		0
dcbz	31	0000	0 0		А	В	1014		0
divwx	31	D			А	В	OE 491	ļ	Rc
divwux	31	D			Α	В	OE 459	Į.	Rc
eciwx	31	D			Α	В	310		0
ecowx	31	S			Α	В	438		0
eieio	31	0000	0 0		00000	00000	854		0
eqv x	31	S			А	В	284	ļ	Rc
extsb x	31	S			А	00000	954)54 I	
extsh x	31	S			А	00000	922		Rc
icbi	31	0000	0 0		А	В	982		0
isync	19	0000	0 0		00000	00000	150		0

Name 0	6 7	8	9 10	າ 11	12	13	14	15	16	17	18	19	20	21 2	2 2	23	24	25	26	27	28	29	30	31	

lbz	34	D						d				
lbzu	35	D		А				d				
lbzux	31	D		А		В		119	0			
lbzx	31	D		А		В		87	0			
lha	42	D		А				d				
lhau	43	D	D					d				
lhaux	31	D		А		В		375	0			
lhax	31	D		А		В		343	0			
lhbrx	31	D		А		В		790	0			
lhz	40	D		А		d						
lhzu	41	D		А				d				
lhzux	31	D		А		В		311	0			
lhzx	31	D		А		В		279	0			
lmw ³	46	D		А				d				
Iswi ³	31	D		А		NB		597	0			
lswx ³	31	D		А		В		533	0			
lwarx	31	D		А		В		20	0			
lwbrx	31	D		А		В		534	0			
lwz	32	D		А				d				
lwzu	33	D		А				d				
lwzux	31	D		А		В		55	0			
lwzx	31	D		А		В		23	0			
mcrf	19	crfD	0 0	crfS	0 0	00000		0	0			
mcrxr	31	crfD	0 0	000	0 0	00000		512	0			
mfcr	31	D		000	0 0	00000		19	0			
mfmsr ¹	31	D		000	0 0	00000		83	0			
mfspr ²	31	D			s	or		339	0			
mfsr ¹	31	D		0 8	SR	00000		595	0			
mfsrin ¹	31	D		000	0 0	В		659	0			
mftb	31	D			tk	or		371	0			
mtcrf	31	S		0	CF	RM	0	144	0			
mtmsr 1	31	S		000	0 0	00000		146	0			
mtspr ²	31	S			s	or		467 0				
	· · · · · · · · · · · · · · · · · · ·											

Name	0	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30	31
mtsr ¹	31	S	0 SR	00000	21	10	0
mtsrin ¹	31	S	00000	В	24	12	0
mulhw <i>x</i>	31	D	А	В	0	75	Rc
mulhwu <i>x</i>	31	D	А	В	0	11	Rc
mulli	7	D	А		SIMM		
mullw x	31	D	А	В	OE :	235	Rc
nandx	31	S	А	В	47	76	Rc
negx	31	D	А	00000	OE	104	Rc
norx	31	S	А	В	12	24	Rc
orx	31	S	А	В	44	14	Rc
orcx	31	S	А	В	41	12	Rc
ori	24	S	А		UIMM		
oris	25	S	А		UIMM		
rfi ¹	19	00000	00000	00000	5	0	0
rlwimi <i>x</i>	20	S	А	SH	MB	ME	Rc
rlwinm <i>x</i>	21	S	А	SH	MB	ME	Rc
rlwnm <i>x</i>	23	S	А	В	МВ	ME	Rc
sc	17	00000	00000	0000	00000000	0 0 1	0
slwx	31	S	А	В	2	4	Rc
sraw <i>x</i>	31	S	А	В	79	92	Rc
srawi <i>x</i>	0.4						
	31	S	Α	SH	82	24	Rc
srwx		S S	A A	SH B	82 53		Rc Rc
srw <i>x</i> stb	31						+
	31 38	S	Α		53		+
stb	31 38 39	S S	A A		53 d	36	+
stb stbu	31 38 39 31	S S S	A A A	В	d d	36 47	Rc
stbu stbu stbux	31 38 39 31 31	\$ \$ \$ \$	A A A	В	d d	36 47	Rc 0
stbu stbux stbx	31 38 39 31 31 44	\$ \$ \$ \$	A A A A	В	53 d d	17 15	Rc 0
stb stbu stbux stbx sth	31 38 39 31 31 44 31	\$ \$ \$ \$ \$ \$ \$ \$ \$	A A A A A	B B B	53 d d d	17 15	0 0
stbu stbux stbx sth	31 38 39 31 31 44 31 45	\$ \$ \$ \$ \$ \$ \$ \$ \$ \$	A A A A A A	B B B	53 d d d	17 15	0 0
stbu stbux stbx sth sthbrx sthu	31 38 39 31 31 44 31 45 31		A A A A A A	B B B	53 d d d 24 21 d	17 15 18	0 0 0
stbu stbux stbx sth sthbrx sthu	31 38 39 31 31 44 31 45 31 31		A A A A A A A A A A	B B B	d d d 24	17 15 18	0 0 0

Name	0	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 3	31
stswx ³	31	S	А	В	661	0
stw	36	S	А		d	
stwbrx	31	S	А	В	662	0
stwcx.	31	S	А	В	150	1
stwu	37	S	А		d	
stwux	31	8	А	В	183	0
stwx	31	S	А	В	151	0
subfx	31	D	А	В	OE 40 F	Rc
subfcx	31	D	А	В	OE 8 F	Rc
subfex	31	D	А	В	OE 136 F	Rc
subfic	08	D	А		SIMM	
subfmex	31	О	А	00000	OE 232 F	Rc
subfzex	31	D	А	00000	OE 200 F	Rc
sync	31	00000	00000	00000	598	0
tlbia ^{1,4}	31	00000	00000	00000	370	0
tlbie 1,4	31	00000	00000	В	306	0
tlbsync ^{1,4}	31	00000	00000	00000	566	0
tw	31	ТО	А	В	4	0
twi	03	ТО	А		SIMM	
xorx	31	S	А	В	316 F	Rc
xori	26	S	А		UIMM	
xoris	27	S	А		UIMM	

Supervisor-level instruction
 Supervisor- and user-level instruction
 Load and store string or multiple instruction
 PowerPC Optional instruction

Instructions Sorted by Opcode

Table 2 lists the instructions defined for the MPCxxx in numeric order by opcode.

Key:	
	Reserved bits

Table 2. Complete Instruction List Sorted by Opcode

Name	0 5	6 7 8	9 10	11 12 13	14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29	30	31		
twi	000011	то)	А			SIMM					
mulli	000111	D		А			SIMM			П		
subfic	001000	D		А			SIMM					
cmpli	001010	crfD	0 L	А			UIMM					
cmpi	001011	crfD	0 L	А								
addic	001100	D		А	A SIMM							
addic.	001101	D		А	A SIMM							
addi	001110	D		А			SIMM					
addis	001111	D		А		SIMM						
bcx	010000	во)	ВІ			BD		AA	LK		
sc	010001	000	0 0	000	0 0	0000	0000000000000000					
bx	010010					LI	Ц					
mcrf	010011	crfD	0 0	crfS	0 0	00000	00000	00000		0		
bclrx	010011	ВО)	ВІ	•	00000	00000	10000		LK		
crnor	010011	crb[)	crb/	4	crbB	00001	00001		0		
rfi ¹	010011	000	0 0	000	0 0	00000	00001	10010		0		
crandc	010011	crb[)	crb/	4	crbB	00001		0			
isync	010011	000	0 0	000	0 0	00000	00100	10110		0		
crxor	010011	crb[)	crb/	4	crbB	00110	00001		0		
crnand	010011	crb[)	crb/	4	crbB	00111	00001		0		
crand	010011	crb[)	crb/	4	crbB	01000	00001		0		
creqv	010011	crb[)	crb/	4	crbB	01001	00001		0		
crorc	010011	crb[)	crb/	4	crbB	01101	00001		0		
cror	010011	crb[)	crb/	۹	crbB	01110	00001		0		
bcctrx	010011	во		ВІ		00000	10000	10000		LK		
rlwimix	010100	S		А		SH	MB	ME		Rc		
rlwinmx	010101	S		А		SH	MB	ME		Rc		

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29	30 31
rlwnm <i>x</i>	010111	S	А	В	MB	ME	Rc
ori	011000	S	А		UIMM		
oris	011001	S	А		UIMM		
xori	011010	S	А		UIMM		
xoris	011011	S	Α		UIMM		
andi.	011100	S	А		UIMM		
andis.	011101	S	А		UIMM		
стр	011111	crfD 0 L	А	В	00000	00000	0
tw	011111	ТО	Α	В	00000	00100	0
subfcx	011111	D	А	В	OE 0000	001000	Rc
addcx	011111	D	Α	В	OE 0000	001010	Rc
mulhwux	011111	D	Α	В	0 0000	001011	Rc
mfcr	011111	D	00000	00000	00000	10011	0
lwarx	011111	D	Α	В	00000	10100	0
lwzx	011111	D	А	В	00000	10111	0
slwx	011111	S	А	В	00000	11000	Rc
cntlzwx	011111	S	А	00000	00000	11010	Rc
andx	011111	S	Α	В	00000	11100	Rc
cmpl	011111	crfD 0 L	А	В	0 0 0 0 1	00000	0
subfx	011111	D	Α	В	OE 0000	101000	Rc
dcbst	011111	00000	А	В	00001	10110	0
lwzux	011111	D	А	В	00001	10111	0
andcx	011111	S	А	В	00001	11100	Rc
mulhwx	011111	D	Α	В	0 0001	001011	Rc
mfmsr ¹	011111	D	00000	00000	00010	10011	0
dcbf	011111	00000	А	В	00010	10110	0
lbzx	011111	D	А	В	00010	10111	0
negx	011111	D	Α	00000	OE 0001	101000	Rc
lbzux	011111	D	А	В	00011	10111	0
norx	011111	S	А	В	00011	11100	Rc
subfex	011111	D	А	В	OE 0010	001000	Rc
addex	011111	D	А	В	OE 0010	001010	Rc
mtcrf	011111	S	0 CF	RM 0	00100	10000	0

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30	31
mtmsr ¹	011111	S	00000	00000	0010010010	0
stwcx.	011111	S	А	В	0010010110	1
stwx	011111	S	А	В	0010010111	0
stwux	011111	S	А	В	0010110111	0
subfze x	011111	D	А	00000	OE 0011001000	Rc
addzex	011111	D	А	00000	OE 0011001010	Rc
mtsr ¹	011111	S	0 SR	00000	0011010010	0
stbx	011111	S	A	В	0011010111	0
subfmex	011111	D	А	00000	OE 0011101000	Rc
addmex	011111	D	А	00000	OE 0011101010	Rc
mullwx	011111	D	А	В	OE 0011101011	Rc
mtsrin ¹	011111	S	00000	В	0011110010	0
dcbtst	011111	00000	А	В	0011110110	0
stbux	011111	S	А	В	0011110111	0
addx	011111	D	А	В	OE 0100001010	Rc
dcbt	011111	00000	А	В	0100010110	0
lhzx	011111	D	А	В	0100010111	0
eqv x	011111	S	А	В	0100011100	Rc
tlbie 1,4	011111	00000	00000	В	0100110010	0
eciwx	011111	D	А	В	0100110110	0
Ihzux	011111	D	А	В	0100110111	0
xorx	011111	S	А	В	0100111100	Rc
mfspr 2	011111	D	S	pr	0101010011	0
lhax	011111	D	А	В	0101010111	0
tlbia ^{1,4}	011111	00000	00000	00000	0101110010	0
mftb	011111	D	tt	or	0101110011	0
lhaux	011111	D	А	В	0101110111	0
sthx	011111	S	А	В	0110010111	0
orcx	011111	S	А	В	0110011100	Rc
ecowx	011111	S	А	В	0110110110	0
sthux	011111	S	А	В	0110110111	0
orx	011111	S	А	В	0110111100	Rc
divwu x	011111	D	А	В	OE 0111001011	Rc

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30	31
$mtspr^{\;2}$	011111	S	S	or	0111010011	0
dcbi ¹	011111	00000	А	В	0111010110	0
nandx	011111	S	А	В	0111011100	Rc
divw <i>x</i>	011111	D	А	В	OE 0111101011	Rc
mcrxr	011111	crfD 00	00000	00000	100000000	0
Iswx ³	011111	D	А	В	1000010101	0
lwbrx	011111	D	А	В	1000010110	0
lfsx	011111	D	А	В	1000010111	0
srwx	011111	S	А	В	1000011000	Rc
tlbsync 1,4	011111	00000	00000	00000	1000110110	0
mfsr ¹	011111	D	0 SR	00000	1001010011	0
Iswi ³	011111	D	А	NB	1001010101	0
sync	011111	00000	00000	00000	1001010110	0
lfdx	011111	D	А	В	1001010111	0
lfdux	011111	D	А	В	1001110111	0
mfsrin ¹	011111	D	00000	В	1010010011	0
stswx ³	011111	S	А	В	1010010101	0
stwbrx	011111	S	A	В	1010010110	0
stswi ³	011111	S	A	NB	1011010101	0
Ihbrx	011111	D	A	В	1100010110	0
sraw <i>x</i>	011111	S	А	В	1100011000	Rc
srawi <i>x</i>	011111	S	A	SH	1100111000	Rc
eieio	011111	00000	00000	00000	1101010110	0
sthbrx	011111	S	Α	В	1110010110	0
extsh <i>x</i>	011111	S	A	00000	1110011010	Rc
extsbx	011111	S	А	00000	1110111010	Rc
icbi	011111	00000	A	В	1111010110	0
dcbz	011111	00000	A	В	1111110110	0
lwz	100000	D	Α		d	
lwzu	100001	D	А		d	
lbz	100010	D	А		d	
lbzu	100011	D	А		d	
stw	100100	S	Α		d	

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
stwu	100101	S	А	d
stb	100110	S	А	d
stbu	100111	S	A	d
lhz	101000	D	А	d
lhzu	101001	D	A	d
lha	101010	D	А	d
lhau	101011	D	A	d
sth	101100	S	А	d
sthu	101101	S	А	d
lmw ³	101110	D	А	d
stmw ³	101111	S	А	d

Supervisor-level instruction
 Supervisor- and user-level instruction
 Load and store string or multiple instruction
 PowerPC Optional instruction

Instructions Grouped by Functional Categories

Tables 3 through 30 list the PowerPC instructions grouped by function.

Key:	
	Reserved bits

Table 3. Integer Arithmetic Instructions

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21	22 23 24 25 26 27 28 29 30	31
add <i>x</i>	31	D	А	В	OE	266	Rc
addcx	31	D	А	В	OE	10	Rc
addex	31	D	А	В	OE	138	Rc
addi	14	D	А			SIMM	
addic	12	D	А			SIMM	
addic.	13	D	А			SIMM	
addis	15	D	А			SIMM	
addmex	31	D	А	00000	OE	234	Rc
addze <i>x</i>	31	D	А	00000	OE	202	Rc
divw <i>x</i>	31	D	А	В	OE	491	Rc
divw u <i>x</i>	31	D	А	В	OE	459	Rc
mulhwx	31	D	А	В	0	75	Rc
mulhwu <i>x</i>	31	D	А	В	0	11	Rc
mulli	07	D	А			SIMM	
mullwx	31	D	А	В	OE	235	Rc
negx	31	D	А	00000	OE	104	Rc
subfx	31	D	А	В	OE	40	Rc
subfcx	31	D	А	В	OE	8	Rc
subficx	08	D	А			SIMM	
subfe x	31	D	А	В	OE	136	Rc
subfmex	31	D	А	00000	OE	232	Rc
subfze x	31	D	А	00000	OE	200	Rc

Table 4. Integer Compare Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
cmp	31			crfD)	0	L			Α					В					0 (0 0	0 0	0 0	0 0	0 (0
cmpi	11			crfD)	0	L			Α										SIN	ИМ							
cmpl	31			crfD)	0	Г			Α					В							3	2					0
cmpli	10			crfD)	0	L			Α										UIN	ИМ							

Table 5. Integer Logical Instructions

Name	0	5	6	7	8	9 10	11	12	13	14 1	15	16 17	7 18	19 20	21	22 2	3 24	25 2	26 27	28 2	9 30	31
and <i>x</i>	31				S				Α				В					28				Rc
andc <i>x</i>	31				S				Α				В					60				Rc
andi.	28				S				Α							ι	JIMN				•	
andis.	29				S				Α							ι	JIMN					
cntlzwx	31				S				Α			0	00	0 0				26	i			Rc
eqv x	31				S				Α				В					284	1			Rc
extsb x	31				S				Α			0	000	0 0				954	4			Rc
extsh <i>x</i>	31				S				Α			0	000	0 0				922	2			Rc
nandx	31				S				Α				В					476	3			Rc
norx	31				S				Α				В					124	1			Rc
orx	31				S				Α				В					444	4			Rc
orcx	31				S				Α				В					412	2			Rc
ori	24				S				Α							ι	JIMN					
oris	25				S				Α							ι	JIMN					
xorx	31				S				Α				В					316	6			Rc
xori	26				S				Α							ι	JIMN	l				
xoris	27				S				Α							ι	JIMN					

Table 6. Integer Rotate Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
rlwimix	22				S					Α					SH					MB					ME			Rc
rlwinmx	20				S					Α					SH					MB					ME			Rc
rlwnmx	21				S					Α					SH					MB					ME			Rc

Table 7. Integer Shift Instructions

Name	0		5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	2	9 30	31
slwx		31				S					Α					В							2	4					Rc
sraw <i>x</i>		31				S					Α					В							79	92					Rc
srawi <i>x</i>		31				S					Α					SH							82	24					Rc
srw <i>x</i>		31				S					Α					В							53	36					Rc

Table 8. Integer Load Instructions

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31
lbz	34	D	А		d
lbzu	35	D	А		d
lbzux	31	D	А	В	119 0
lbzx	31	D	А	В	87 0
lha	42	D	А		d
lhau	43	D	А		d
lhaux	31	D	А	В	375 0
lhax	31	D	А	В	343 0
lhz	40	D	А		d
lhzu	41	D	А		d
Ihzux	31	D	А	В	311 0
lhzx	31	D	А	В	279 0
lwz	32	D	А		d
lwzu	33	D	А		d
lwzux	31	D	А	В	55 0
lwzx	31	D	А	В	23 0

Table 9. Integer Store Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	3 19	20	0 21	22	23	24	25	26 2	27	28	29 3	30 3	31
stb	38				S					Α										C	t							
stbu	39				S					Α										C	t							
stbux	31				S					Α					В							24	7					0
stbx	31				S					Α					В							21	5					0
sth	44				S					Α								•		C	t						•	
sthu	45				S					Α										C	t							
sthux	31				S					Α					В							43	9					0
sthx	31				S					Α					В							40	7					0
stw	36				S					Α								•		C	t							
stwu	37				S					Α										C	t							
stwux	31				S					Α					В							18	3					0
stwx	31				S					Α					В							15	51					0

Table 10. Integer Load and Store with Byte Reverse Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30 3	31
Ihbrx	31				D					Α					В							79	90					0
lwbrx	31				D					Α					В							5	34					0
sthbrx	31				S					Α					В							9	18					0
stwbrx	31				S					Α					В							6	62					0

Table 11. Integer Load and Store Multiple Instructions

Name	0		5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
lmw ³		46				D					Α										(d							
$$ stmw 3		47				S					Α										(t							

Table 12. Integer Load and Store String Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
Iswi ³	31				D					Α					NB							59	97					0	
Iswx ³	31				D					Α					В							53	33					0	
stswi ³	31				S					Α					NB							72	25					0	
stswx ³	31				S					Α					В							66	31					0	

Table 13. Memory Synchronization Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
eieio	31			0 0	0 (0 0			0 0	0 (0 0			0 0	0 (0 0						8	54					0
isync	19			0 0	0 (0 0			0 0	0 (0 0			0 0	0 (0 0						1	50					0
lwarx	31				D					Α					В							2	0					0
stwcx.	31				S					Α					В							1	50					1
sync	31			0 0	0 (0 0			0 0	0 (0 0			0 0	0 (0 0						59	98					0

Table 14. Branch Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
b x	18													L	.l												ΑА	LK
bc x	16				во					ВΙ									В	D							ΑА	LK
bcctrx	19				во					ВΙ				0 0	0 (0 0						5	28					LK
bclr <i>x</i>	19				во					ВІ				0 0	0 (0 0						1	6					LK

Table 15. Condition Register Logical Instructions

Name	0 5	6 7 8	9 10	11 12 13	14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30	31
crand	19	crb□)	crb/	Ą	crbB	257	0
crandc	19	crbE)	crbA	4	crbB	129	0
creqv	19	crbE)	crb/	Ą	crbB	289	0
crnand	19	crbE)	crb/	Ą	crbB	225	0
crnor	19	crbE)	crb/	A	crbB	33	0
cror	19	crbE)	crb/	Ą	crbB	449	0
crorc	19	crbE)	crb/	Ą	crbB	417	0
crxor	19	crbE)	crb/	A	crbB	193	0
mcrf	19	crfD	0 0	crfS	0 0	00000	000000000	0

Table 16. System Linkage Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
rfi ¹	19			0 0	0 (0 0			0 0	0 (0 0			0 0	0 (0 0						5	0					0
sc	17			0 0	0 (0 0			0 0	0 (0 0				(0 0	0 0	0 0	0 (0 0	0 0	0 0	0 ()			1	0

Table 17. Trap Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
tw	31				то					Α					В								4					0	
twi	03				то					Α										SII	ИМ								

Table 18. Processor Control Instructions

Name	0 5	6 7 8	9 10	11	12 13 14 15	16 17 18 19	20	21 22 23 24 25 26 27 28 29 30	31
mcrxr	31	crfS	0 0		00000	00000		512	0
mfcr	31	D			00000	00000		19	0
mfmsr ¹	31	D			00000	00000		83	0
mfspr ²	31	D			sį	or		339	0
mftb	31	D			tŗ	or		371	0
mtcrf	31	S		0	CF	RM	0	144	0
mtmsr ¹	31	S			00000	00000		146	0
mtspr ²	31	D			sį	or		467	0

Table 19. Cache Management Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
dcbf	31			0 0	0 (0 0				Α					В							8	6					0
dcbi ¹	31			0 0	0 (0 0				Α					В							4	70					0
dcbst	31			0 0	0 (0 0				Α					В							5	4					0
dcbt	31			0 0	0 (0 0				Α					В							2	78					0
dcbtst	31			0 0	0 (0 0				Α					В							2	1 6					0
dcbz	31			0 0	0 (0 0				Α					В							10	14					0
icbi	31			0 0	0 (0 0				Α					В							98	32					0

Table 20. Segment Register Manipulation Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
mfsr ¹	31				D			0		S	R			0 0	0 (0 0						5	95					0	
mfsrin ¹	31				D				0 0	0 (0 0				В							6	59					0	
mtsr ¹	31				S			0		S	R			0 0	0 (0 0						2	10					0	
mtsrin ¹	31				S				0 0	0 0	0 0				В							2	42					0	

Table 21. Lookaside Buffer Management Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	9 30	31	
tlbia ^{1,4}	31			0 0	0 (0 0			0 0	0 (0 0			0 0	0 (0 0						3	70					0	
tlbie ^{1,4}	31			0 0	0 (0 0			0 0	0 (0 0				В							3	06					0	
tlbsync ^{1,4}	31			0 0	0 (0 0			0 0	0 (0 0			0 0	0 (0 0						5	66					0	

Table 22. External Control Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30 3	31
eciwx	31				D					Α					В							31	0				-	0
ecowx	31				S					Α					В							43	88				1	0

Supervisor-level instruction
 Supervisor- and user-level instruction
 Load and store string or multiple instruction

Instructions Sorted by Form

Tables 23 through 32 list the MPCxxx instructions grouped by form.

0.00 20 1.	oug o2			•		ons grouped by form.			
						[Key:	Reserve	ed bits
					Table 23.	I-Form			
ſ									
	OPCD					LI		A	ALK
					Specific Inst	ruction			
Name	0 5	6 7 8	9	10	11 12 13 14 15	16 17 18 19 20 21 22 23 24 25	26 27	28 29 3	30 31
b x	18					LI		А	ALK
					Table 24. E	3-Form			
	OPCD	ВО)		ВІ	BD		А	ALK
·					Specific Inst	ruction		•	
Name	0 5	6 7 8	9	10	11 12 13 14 15	16 17 18 19 20 21 22 23 24 25	26 27	28 29 3	30 31
bcx	16	ВО			ВІ	BD		А	ALK
					Table 25. S	C-Form			
	OPCD	000	0 0		00000	000000000000000000000000000000000000000	000	•	1 0
					Specific Inst	ruction			
Name	0 5	6 7 8	9	10	11 12 13 14 15	16 17 18 19 20 21 22 23 24 25	26 27	28 29 3	30 31
sc	17	000	0 0		00000	00000000000000000	000		1 0
					Table 26. [D-Form			
	OPCD	D			А	d			
	OPCD	D			А	SIMM			
	OPCD	S			А	d			
	OPCD	S			А	UIMM			
	OPCD	crfD	0	L	А	SIMM			
	OPCD	crfD	0	L	А	UIMM			
	OPCD	ТО			А	SIMM			

Specific Instructions

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
addi	14	D	А	SIMM
addic	12	D	А	SIMM
addic.	13	D	А	SIMM
addis	15	D	А	SIMM
andi.	28	S	А	UIMM
andis.	29	S	А	UIMM
cmpi	11	crfD 0 L	А	SIMM
cmpli	10	crfD 0 L	А	UIMM
lbz	34	D	А	d
lbzu	35	D	А	d
lha	42	D	А	d
lhau	43	D	А	d
lhz	40	D	А	d
lhzu	41	D	А	d
lmw ³	46	D	А	d
lwz	32	D	А	d
lwzu	33	D	А	d
mulli	7	D	А	SIMM
ori	24	S	А	UIMM
oris	25	S	А	UIMM
stb	38	S	А	d
stbu	39	S	Α	d
sth	44	S	Α	d
sthu	45	S	А	d
stmw 3	47	S	Α	d
stw	36	S	А	d
stwu	37	S	А	d
subfic	08	D	А	SIMM
twi	03	ТО	А	SIMM
xori	26	S	А	UIMM
xoris	27	S	А	UIMM

Table 27 DS-Form

Table 28. X-Form

OPCD	D			Α		В		ХО	0
OPCD	D			Α		NB		ХО	0
OPCD	D			000	0 0	В		ХО	0
OPCD	D			000	0 0	00000)	ХО	0
OPCD	D		0	s	R	00000)	хо	0
OPCD	S			Α		В		ХО	Rc
OPCD	S			Α		В		ХО	1
OPCD	S			Α		В		ХО	0
OPCD	S			Α		NB		ХО	0
OPCD	S			Α		00000)	ХО	Rc
OPCD	s			000	0 0	В		ХО	0
OPCD	S			000	0 0	00000		ХО	0
OPCD	S		0	s	R	00000)	ХО	0
OPCD	S			Α		SH		ХО	Rc
OPCD	crfD	0 L		Α		В		ХО	0
OPCD	crfD	0 0		Α		В		ХО	0
OPCD	crfD	0 0		crfS	0 0	00000)	ХО	0
OPCD	crfD	0 0		000	0 0	00000)	хо	0
OPCD	crfD	0 0		000	0 0	IMM	0	ХО	Rc
OPCD	то)		Α		В		ХО	0
OPCD	D			000	0 0	В		ХО	Rc
OPCD	D			00000		00000		хо	Rc
OPCD	crbl)		00000		00000)	ХО	Rc
OPCD	000	0 0		Α		В		хо	0
OPCD	000	0 0		000	0 0	В		ХО	0
OPCD	000	0 0		000	0 0	00000)	ХО	0

Specific Instructions

and <i>x</i>	31	S	S		А	В	28	Rc
andcx	31	S			А	В	60	Rc
стр	31	crfD	0	L	А	В	0	0
cmpl	31	crfD	0	L	А	В	32	0
cntlzwx	31	S			А	00000	26	Rc
dcbf	31	000	0 0		А	В	86	0

		00000					
dcbi ¹	31	0000	0 0	А	В	470	0
dcbst	31	0000	0	А	В	54	0
dcbt	31	0000	0 0	А	В	278	0
dcbtst	31	0000	0	А	В	246	0
dcbz	31	0000	0 0	А	В	1014	0
eciwx	31	D		А	В	310	0
ecowx	31	S		А	В	438	0
eieio	31	0000	0	00000	00000	854	0
eqv x	31	S		А	В	284	Rc
extsbx	31	S		А	00000	954	Rc
extshx	31	S		А	00000	922	Rc
icbi	31	0000	0 0	А	В	982	0
lbzux	31	D		А	В	119	0
lbzx	31	D		А	В	87	0
lhaux	31	D		А	В	375	0
lhax	31	D		А	В	343	0
lhbrx	31	D		А	В	790	0
lhzux	31	D		А	В	311	0
lhzx	31	D		А	В	279	0
Iswi ³	31	D		А	NB	597	0
Iswx ³	31	D		А	В	533	0
lwarx	31	D		А	В	20	0
lwbrx	31	D		А	В	534	0
lwzux	31	D		А	В	55	0
lwzx	31	D		А	В	23	0
mcrxr	31	crfD	0 0	00000	00000	512	0
mfcr	31	D		00000	00000	19	0
mfmsr 1	31	D		00000	00000	83	0
mfsr 1	31	D		0 SR	00000	595	0
mfsrin ¹	31	D		00000	В	659	0
mtmsr 1	31	S		00000	00000	146	0
mtsr 1	31	S		0 SR	00000	210	0
mtsrin 1	31	S		00000	В	242	0
nandx	31	S		А	В	476	Rc
norx	31	S		А	В	124	Rc

orx	31	S	А	В	444	Rc
orcx	31	S	А	В	412	Rc
slwx	31	S	А	В	24	Rc
sraw <i>x</i>	31	S	А	В	792	Rc
srawix	31	S	А	SH	824	Rc
srwx	31	S	А	В	536	Rc
stbux	31	S	А	В	247	0
stbx	31	S	А	В	215	0
sthbrx	31	S	А	В	918	0
sthux	31	S	А	В	439	0
sthx	31	S	А	В	407	0
stswi ³	31	S	Α	NB	725	0
stswx ³	31	S	А	В	661	0
stwbrx	31	S	А	В	662	0
stwcx.	31	S	А	В	150	1
stwux	31	S	А	В	183	0
stwx	31	S	А	В	151	0
sync	31	00000	00000	00000	598	0
tlbia ^{1,4}	31	00000	00000	00000	370	0
tlbie ^{1,4}	31	00000	00000	В	306	0
tlbsync ^{1,4}	31	00000	00000	00000	566	0
tw	31	то	А	В	4	0
xorx	31	S	А	В	316	Rc

Table 29. XL-Form

							_
OPCD	ВО		ВІ		00000	XO	LK
OPCD	crb[)	crb/	١	crbB	хо	0
OPCD	crfD	0 0	crfS	0 0	00000	ХО	0
OPCD	0000	0 0	00000		00000	XO	0

Specific Instructions

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

bcctrx	19	ВО	ВІ	00000	528	LK
bclr x	19	ВО	ВІ	00000	16	LK
crand	19	crbD	crbA	crbB	257	0

crandc	19	crb)	crb/	A	crbB	129	0
creqv	19	crb[0	crbA		crbB	289	0
crnand	19	crbD		crbA		crbB	225	0
crnor	19	crb[)	crbA		crbB	33	0
cror	19	crb[crbD		A	crbB	449	0
crorc	19	crb[)	crbA		crbB	417	0
crxor	19	crb[0	crbA		crbB	193	0
isync	19	0000	0 0	000	0 0	00000	150	0
mcrf	19	crfD	0 0	crfS	0 0	00000	0	0
rfi ¹	19	0000	0 0	00000		00000	50	0

Table 30. XFX-Form

OPCD	D		spr	ХО	0	
OPCD	D	0 CRM 0			ХО	0
OPCD	S		spr	•	ХО	0
OPCD	D		tbr		ХО	0

Specific Instructions

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

mfspr ²	31	D		spr	339	0	
mftb	31	D		tbr		371	0
mtcrf	31	S	0	CRM	0	144	0
mtspr ²	31	D		spr		467	0

Table 31. XO-Form

OPCD	D	А	В	OE	хо	Rc
OPCD	D	А	В	0	хо	Rc
OPCD	D	А	00000	OE	XO	Rc

Specific Instructions

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Rc D OE 266 addx31 Α В addcx 31 D Α В OE 10 Rc OE addex D В 138 Rc 00000 addmex 31 D Α OE 234 Rc Rc 00000 31 D Α OE 202 addzex 31 D Α В OE 491 Rc divwx divwux 31 D Α В OE 459 Rc mulhwx D 0 75 Rc 31 Α В 0 Rc mulhwux 31 D Α В 11 mullwx 31 D Α В OE 235 Rc negx 31 D $0\,0\,0\,0\,0$ OE 104 Rc OE Rc subfx 31 D В 40 D Rc Α В OE subfcx 31 8 31 D В OE Rc subfex Α 136 subfmex 31 D Α 00000 232 Rc $0\,0\,0\,0\,0$ OE Rc subfzex 31 D 200

Table 32. M-Form

OPCD	S	Α	SH	MB	ME	Rc
OPCD	S	А	В	MB	ME	Rc

Specific Instructions

 $5 \quad 6 \quad 7 \quad 8 \quad 9 \quad 10 \quad 11 \quad 12 \quad 13 \quad 14 \quad 15 \quad 16 \quad 17 \quad 18 \quad 19 \quad 20 \quad 21 \quad 22 \quad 23 \quad 24 \quad 25 \quad 26 \quad 27 \quad 28 \quad 29 \quad 30 \quad 31$ Name 0 rlwimi*x* 20 s Α SH MB ME Rc Rc rlwinmx 21 S Α SH MB ME **rlwnm***x* 23 S В MB ME Rc

Supervisor-level instruction
 Supervisor- and user-level instruction
 Load and store string or multiple instruction
 PowerPC Optional instruction

Instruction Set Legend

Table 33 provides general information on the MPCxxx instruction set (such as the architectural level, privilege level, and form).

Table 33. MPCxxx Instruction Set Legend

	UISA	VEA	OEA	Supervisor Level		Optional	Form
add x	√						ХО
addcx	√						ХО
adde x	$\sqrt{}$						ХО
addi	√						D
addic	√						D
addic.	$\sqrt{}$						D
addis	√						D
addmex	√						ХО
addzex	$\sqrt{}$						ХО
andx	√						Х
andcx	√						Х
andi.	$\sqrt{}$						D
andis.	√						D
b x	√						ı
bcx	$\sqrt{}$						В
bcctrx	$\sqrt{}$						XL
bclrx	√						XL
стр	$\sqrt{}$						Х
cmpi	V						D
cmpl	V						Х
cmpli	√						D
cntlzwx	$\sqrt{}$						Х
crand	V						XL
crandc	V						XL
creqv	√						XL
crnand	V						XL
crnor	√						XL

	UISA	VEA	OEA	Supervisor Level	Optional	Form
cror	V					XL
crorc	V					XL
crxor	$\sqrt{}$					XL
dcbf		√				Х
dcbi			√	√		Х
dcbst		√				Х
dcbt		√				Х
dcbtst		√				Х
dcbz		√				Х
divwx	$\sqrt{}$					ХО
divwux	$\sqrt{}$					ХО
eciwx		√			√	Х
ecowx		V			√	Х
eieio		V				Х
eqvx	V					Х
extsbx	V					Х
extshx	V					Х
_	UISA	VEA	OEA	Supervisor Level	Optional	Form
icbi		V				Х
isync		V				XL
lbz	$\sqrt{}$					D
lbzu	$\sqrt{}$					D
lbzux	$\sqrt{}$					Х
lbzx	$\sqrt{}$					Х
	UISA	VEA	OEA	Supervisor Level	 Optional	Form
lha	√					D
lhau	$\sqrt{}$					D
lhaux	$\sqrt{}$					Х
lhax	$\sqrt{}$					Х
lhbrx	$\sqrt{}$					Х
lhz	$\sqrt{}$					D
lhzu	$\sqrt{}$					D

Ihzux	√					Х
lhzx	√					Х
lmw ²	√					D
Iswi ²	√					Х
Iswx ²	√					Х
lwarx	√					Х
lwbrx	√					Х
lwz	√					D
lwzu	√					D
lwzux	√					Х
lwzx	√					Х
mcrf	√					XL
mcrxr	√					Х
mfcr	√					Х
mfmsr			√	√		Х
mfspr ¹	√		√	√		XFX
mfsr			√	√		Х
mfsr ³			√	√	√	Х
mfsrin			√	√		Х
mfsrin ³			√	√	√	Х
	UISA	VEA	OEA	Supervisor Level	Optional	Form
mftb		√				XFX
mtcrf	√					XFX
mtmsr			V	√		Х
mtmsr ³			√	√	√	Х
mtspr ¹	√		√	√		XFX
mtsr			√	√		Х
mtsr ³			√	√	√	Х
mtsrin			√	√		Х
mtsrin ³			√	√	√	Х
mulhwx	√					ХО
mulhwux				1		
IIIuIIIWux	\checkmark					XO
mulli	√ √					D

nandx	V						Х
negx	$\sqrt{}$						ХО
norx	√						Х
orx	√						Х
orcx	$\sqrt{}$						Х
ori	√						D
oris	√						D
rfi			V	√			XL
rfi ³			√	√		V	XL
rlwimix	√						М
rlwinmx	√						М
rlwnmx	√						М
	UISA	VEA	OEA	Supervisor Level		Optional	Form
sc	√		√				SC
slwx	√						Х
srawx	V						Х
srawix	$\sqrt{}$						Х
srwx	√						Х
stb	√						D
stbu	√						D
stbux	√						Х
stbx	$\sqrt{}$						Х
sth	√						D
sthbrx	√						Х
sthu	√						D
sthux	√						Х
sthx	√						Х
	UISA	VEA	OEA	Supervisor Level	-	Optional	Form
stmw ²	V						D
stswi ²	V						Х
stswx ²	V						Х
stw	V						D
stwbrx	√						Х

stwu	V					D
stwux	V					Х
stwx	√					Х
subfx	V					ХО
subfcx	√					ХО
subfe x	√					ХО
subfic	√					D
subfmex	√					ХО
subfze x	√					ХО
sync	√					Х
tlbia		√	√		√	Х
tlbie		√	√		√	Х
tlbsync		√	√			Х
tw	√					Х
twi	√					D
xorx	√					Х
xori	√					D
xoris	V					D

Supervisor- and user-level instruction
 Load and store string or multiple instruction
 PowerPC Optional instruction