ETH zürich


Heterogeneous FPGA acceleration using Xilinx Vitis Development Environment

Energy Efficient Parallel Computing Systems for Data Analytics

21/05/2024

Arpan Prasad

Federico Villani



ETH ZÜRİCH Integrated Systems Laboratory



Goals

- Learn how to accelerate an application on a SoC with programmable logic (Xilinx Zynq)
- Use an advanced design flow to do so (Xilinx Vitis and Vitis HLS)
- Use High-Level-Synthesis to design the HW accelerator



Zynq-7000 board


- Software-Defined System on Chip (SDSoC)
- ARM Cores + FPGA Fabric for custom hardware mapping





Vitis Development Environment


Zynq-7000 All Programmable SoC Highlights



5/21/2024



SDx vs Vitis development environment




5/21/2024




SDx vs Vitis-What changes

- 3 SDX tools -> integrated into Vitis and Vitis hls
- More oriented to data centres
- Different development flow, tightly integrated with Linux
- In today's exercise => Bare metal development





What is integrated inside vitis






Why "integrated development environment"?

- Standard flow

Very High Level of expertise required:

- Various hardware design entities
- Hardware connectivity at system level
- Driver development to drive custom hardware
- Integration in application and target OS






Why "integrated development environment"? - Flow with vitis


Vitis consolidates a multistep/multi-tool process into a single tool and reduces hardware/software partitioning Code needs refinement!

Note: It is still complicated, as you will see in the exercise, but much less than it would be otherwise!





Vitis development flow overview





What gets accelerated?

Rule of thumb:

Do All-in-Software first, if **requirements** are not met, evaluate hardware acceleration.


- No optimization without profiling!
 - Find performance bottlenecks, i.e. where speedup with HW acceleration could be made
 - A function is not automatically suited for HW acceleration just because it takes a lot of time to be executed!
- Trade-off between data movement cost and acceleration benefits



What gets accelerated?




With hardware acceleration – parallel execution within and across functions



5/21/2024



What gets accelerated?




4

© Copyright 2020 Xilinx





What should you accelerate?




- Consider overall performance not just individual functions
- Target accelerators that will impact end-to-end performance of the application
- When working "top down", identify performance bottlenecks in the application
 - Use profiling tools, analyze the "roof line" of a flame graph

EXILINX.

5



Which functions have potential?



- Look for functions where {compute time} is much greater than {data transfer time}
 - Good: Monte Carlo a few inputs, a lot of computations
 - Not so good: Vector addition 2x more inputs than computations
- Functions that perform a lot of processing per invocation are preferable over small functions that are called many times
 - Minimizes API calls and event management overhead

E XILINX.

6




Vitis development flow – in detail

- Start with pure software system
 - Running on Zynq SoC (ARM cores)
- Profile application
 - In-system profiling (ARM)
- Select Functions for HW acceleration
 - Select C functions, will be fed to High-Level-Synthesis
- Performance estimate
 - Performance will be most likely be very bad before accelerator code & data transfer is optimized

Optimize until estimate meets requirements

- Build complete system
 - Fully automated, but takes a long time (hours)
- Analyze performace
 - Optimize further if performance not met

(same structure as the exercise)





How does the V++ compiler map programs to HW/SW?

- Summary: What is needed to accelerate a 'function':
 - Accelerator (HLS or HDL)
 - Data Motion Network
 - Software Driver and Call



Data movement


- How do you interact with your accelerator?
- Which PS interface should be used?
 - High Performance, General Purpose, Cache Coherence Port
- Where does the input/output of the accelerator connect to?
 - DDR/PS, external interface
- Which is the optimal data movement techniques?
 - DMA-driven (simple or scatter gather)
 - Software driven
 - How is cache coherency managed?
 - What is the used memory model (contiguous or paged?)
- How is the signaling between the PS and the accelerator implemented?
 - Interrupt-driven, event interface, polled?

5/21/2024 2:



Data movement

- The AMBA AXI ports of the PS-PL interface provide the primary mechanism for the flow of data between the PS and PL
 - Two general-purpose master ports
 - Two general-purpose slave ports
 - Four high-performance slave ports
 - One accelerator coherency port (ACP) slave port



(depends on the SoC used...)



Data movement methods comparison

Method	Benefits	Drawbacks	Suggested Uses	Estimated Throughput
CPU Programmed I/O	Simple softwareFewest PL resourcesSimple PL slaves	Lowest throughput	Control functions	<25 MB/s
PS DMAC	 Fewest PL resources Medium throughput Multiple channels Simple PL slaves 	Somewhat complex DMA programming	Limited PL resource DMAs	600 MB/s
PL AXI_HP DMA	 Highest throughput Multiple interfaces Command/data FIFOs 	OCM/DDR access only More complex PL master design	High- performance DMA for large datasets	1200 MB/s (per interface)
PL AXI_ACP DMA	Highest throughputLowest latencyOptional cache coherency	 Large burst might cause cache thrashing Shared CPU interconnect bandwidth More complex PL master design 	 High- performance DMA for smaller, Coherent datasets Medium granularity CPU offload 	1200 MB/s
PL AXI_GP DMA	Medium throughput	More complex PL master design	 PL to PS control functions PS I/O peripheral access 	600 MB/s

5/21/2024




How does the V++ compiler map programs to HW/SW?

- Summary: What is needed to accelerate a 'function':
 - Accelerator (HLS or HDL)
 - Data Motion Network
 - Software Driver and Call

High-level synthesis: HLS


➤ High-Level Synthesis

- Creates an RTL implementation from C,
 C++, System C, OpenCL API C kernel code
- Extracts control and dataflow from the source code
- Implements the design based on defaults and user applied directives
- ➤ Many implementation are possible from the same source description
 - Smaller designs, faster designs, optimal designs
 - Enables design exploration





C code to kernel or IP



>> 10


© Copyright 2020 Xilinx





Design exploration via pragmas

> Pragmas change the circuit topology...





>> 11


© Copyright 2020 Xilinx



Task parallelism - example







With ping-pong buffers...


A produces in one buffer, B and C read the other.

Next invocation, buffers switch roles: tasks can work continuously




HLS – Control logic extraction

```
void foo(int in[3], char a, char b, char c, int out[3]) {
  int x,y;
  for(int i = 0; i < 3; i++) {
    x = in[i];
    y = a*x + b + c;
    out[i] = y;
  }
}</pre>
```






HLS - tasks



Scheduling

➤ The operations in the control flow graph are mapped into clock cycles



- ➤ The technology and user constraints impact the schedule
 - A faster technology (or slower clock) may allow more operations to occur in the same clock
 cycle
- > The code also impacts the schedule
 - Code implications and data dependencies must be obeyed


Schedule 2

Binding

- > Binding is where operations are mapped to cores from the hardware library
 - Operators map to cores
- ▶ Binding Decision: to share
 - -Given this schedule:
 - Binding must use 2 multipliers, since both are in the same cycle
 - It can decide to use an adder and subtractor or share one addsub
- Binding Decision: or not to share
 - -Given this schedule:
 - Binding may decide to share the multipliers (each is used in a different cycle)
 - Or it may decide the cost of sharing (muxing) would impact timing and it may decide not to share them
 - It may make this same decision in the first example above too



HLS – binding



The key attributes of C code

Functions: All code is made up of functions which represent the design hierarchy: the same in hardware

Top Level IO: The arguments of the top-level function determine the hardware RTL interface ports

Types: All variables are of a defined type. The type can influence the area and performance

Loops: Functions typically contain loops. How these are handled can have a major impact on area and performance

Arrays: Arrays are used often in C code. They can influence the device IO and become performance bottlenecks


Operators: Operators in the C code may require sharing to control area or specific hardware implementations to meet performance

Let's examine the default synthesis behavior of these ...



Functions & RTL hierarchy

- ➤ Each function is translated into an RTL block
 - Verilog module, VHDL entity



- By default, each function is implemented using a common instance
- Functions may be inlined to dissolve their hierarchy
 - Small functions may be automatically inlined

Loops


- ➤ By default, loops are rolled
 - Each C loop iteration → Implemented in the same state
 - Each C loop iteration → Implemented with same resources



```
void foo_top (...) {
    ...
Add: for (i=3;i>=0;i--) {
        b = a[i] + b;
    ...
}
```

Loops require labels if they are to be referenced by Tcl directives (GUI will auto-add labels)






- Loops can be unrolled if their indices are statically determinable at elaboration time
 - Not when the number of iterations is variable
- Unrolled loops result in more elements to schedule but greater operator mobility

Arrays in HLS

- ➤ An array in C code is implemented by a memory in the RTL
 - By default, arrays are implemented as RAMs, optionally a FIFO



- ➤ The array can be targeted to any memory resource in the library
 - The ports (Address, CE active high, etc.) and sequential operation (clocks from address to data out) are defined by the library model
 - All RAMs are listed in the Vivado HLS Library Guide
- Arrays can be merged with other arrays and reconfigured
 - To implement them in the same memory or one of different widths & sizes
- ➤ Arrays can be partitioned into individual elements
 - Implemented as smaller RAMs or registers




Vitis flows: mb debug sys r FCLK_CLK3 -**Platform** DDR Project Project FIXED_IO App XSA Original Block diagram Application project (running on ARM core) SW programming This is automagically generated by Vitis HLS! (Vitis HLS) **HLS Kernel project** (running on FPGA)

SW + HW programming




How is my hardware packaged for SW development: XSA archive





Vitis IDE overview:



E XILINX.



References

- L. H. Crockett, R. A. Elliot, M. A. Enderwitz and R. W. Stewart, The Zynq Book: Embedded Processing with the ARM Cortex-A9 on the Xilinx Zynq-7000 All Programmable SoC, First Edition, Strathclyde Academic Media, 2014.
- Official Xilinx SDSoC Training Slides
- Official Vitis HLS Training Slides