




Accelerating Deep Learning Inference

Approaches Overview: Concepts and Examples


Shen Li 2018.07.26

Deep Learning Dev Process




Task Modeling



Efficient Representation for Inputs and Outputs



MNIST Handwritten Digits Dataset




Quick, Draw! Drawing Dataset



Task Modeling


Efficient Representation for Inputs and Outputs




Multi-frame bundled inference for RNN

Neural Network Design

Factorized Neural Network




Regular Convolution



Depthwise Separable Convolution


Neural Network Design

Neural Architecture Search




Knowledge Distillation

Guided Training Student Model from Teacher Model





Model Compression

Neural Network Model Pruning





Model Compression

Model Quantization




Model Compression

Model Quantization




Model Compression

Model Quantization




Computation Graph Optimization

Operation Fusion





Computation Graph Optimization

Operation Fusion





Computation Graph Optimization

AOT & JIT Compilation




Optimized Implementation

Parallelism: Multi-thread, SIMD




Optimized Implementation

Data Locality




No Tiling



Tiling

Optimized Implementation

Tradeoffs between parallelism, locality, and redundant computation



Optimized Implementation



Tools to optimize computation scheduling: Halide, TVM

(a) Clean C++ : 9.94 ms per megapixel

```
void blur(const Image &in, Image &blurred) {
    Image tmp(in.width(), in.height());

    for (int y = 0; y < in.height(); y++)
        for (int x = 0; x < in.width(); x++)
            tmp(x, y) = (in(x-1, y) + in(x, y) + in(x+1, y))/3;

    for (int y = 0; y < in.height(); y++)
        for (int x = 0; x < in.width(); x++)
            blurred(x, y) = (tmp(x, y-1) + tmp(x, y) + tmp(x, y+1))/3;
}
```

(b) Fast C++ (for x86) : 0.90 ms per megapixel

```
void fast_blur(const Image &in, Image &blurred) {
    __m128i one_third = _mm_set1_epi16(21846);
    #pragma omp parallel for
    for (int yTile = 0; yTile < in.height(); yTile += 32) {
        __m128i a, b, c, sum, avg;
        __m128i tmp[(256/8)*(32+2)];
        for (int xTile = 0; xTile < in.width(); xTile += 256) {
            __m128i *tmpPtr = tmp;
            for (int y = -1; y < 32+1; y++) {
                const uint16_t *inPtr = &(in(xTile, yTile+y));
                for (int x = 0; x < 256; x += 8) {
                    a = _mm_loadu_si128((__m128i*)(inPtr-1));
                    b = _mm_loadu_si128((__m128i*)(inPtr+1));
                    c = _mm_load_si128((__m128i*)(inPtr));
                    sum = _mm_add_epi16(_mm_add_epi16(a, b), c);
                    avg = _mm_mulhi_epi16(sum, one_third);
                    _mm_store_si128(tmpPtr++, avg);
                    inPtr += 8;
                }
            }
            tmpPtr = tmp;
            for (int y = 0; y < 32; y++) {
                __m128i *outPtr = (__m128i *)(&(blurred(xTile, yTile+y)));
                for (int x = 0; x < 256; x += 8) {
                    a = _mm_load_si128(tmpPtr+(2*256)/8);
                    b = _mm_load_si128(tmpPtr+256/8);
                    c = _mm_load_si128(tmpPtr++);
                    sum = _mm_add_epi16(_mm_add_epi16(a, b), c);
                    avg = _mm_mulhi_epi16(sum, one_third);
                    _mm_store_si128(outPtr++, avg);
                }
            }
        }
    }
}
```

(c) Halide : 0.90 ms per megapixel

```
Func halide_blur(Func in) {
    Func tmp, blurred;
    Var x, y, xi, yi;


    // The algorithm
    tmp(x, y) = (in(x-1, y) + in(x, y) + in(x+1, y))/3;
    blurred(x, y) = (tmp(x, y-1) + tmp(x, y) + tmp(x, y+1))/3;

    // The schedule
    blurred.tile(x, y, xi, yi, 256, 32)
        .vectorize(xi, 8).parallel(y);
    tmp.chunk(x).vectorize(x, 8);

    return blurred;
}
```


Hardware Acceleration

GPU, FPGA, ASIC




Hardware Acceleration

Neural Processor Unit in Mobvoi A1



Neural Processor Unit (by NationalChip)



Inference on NPU achieve ~3x speed up compared with ARM Cortex-A7 Dual 1.2GHz CPU.

Think
10x

