

## I. 8-bit Carry Ripple Adder


1. Waveform result of the gate-level design (clock cycle = 20 ns)



2. Waveform result of the RTL design (clock cycle = 20 ns)



#### 3. Critical path analysis



The blue line above is the critical path of the 8-bit carry ripple adder.

Assume all logic gates have the same propagation delay of 1 ns

```
propagation delay t_p = 8 \times t_{and-or\ delay} = 16\ ns
```


Verify the timing by decreasing the clock cycle:

Clock cycle = 16.1 ns


Clock cycle = 16.0 ns

## II. 8-bit Barrel-shifter


Waveform result of the gate-level design (clock cycle = 20 ns)



2. Waveform result of the RTL design (clock cycle = 20 ns)



3. Critical path analysis



The blue line above is the critical path of the 8-bit barrel-shifter.

Assume all logic gates and inverters have the same propagation delay of 1 ns

```
propagation delay t_p = t_{inv-and-or delay} + 2 \times t_{and-or delay} = 7 \text{ ns}
```

Verify the timing by decreasing the clock cycle:

Clock cycle = 7.0 ns


Clock cycle = 6.9 ns

#### III. Adder-Shifter Unit

1. Waveform result of the RTL design (clock cycle = 20 ns)




2. Waveform result of the gate-level design (clock cycle = 20 ns)



3. Critical path analysis

propagation delay of adder = 16 ns

propagation delay of barrel-shifter = 7 ns




The blue line above is the critical path of the adder-shifter unit.

Assume that the propagation delay of the mode multiplexer is equal to 2.5 ns

propagation delay 
$$t_p = t_{adder delay} + t_{mode\_mux delay} = 18.5 \text{ ns}$$

Verify the timing by decreasing the clock cycle:

Clock cycle = 18.5 ns




Clock cycle = 18.4 ns

```
-------
There are 1 errors.
-------
Simulation complete via $finish(1) at time 239200 PS + 1
```

### 4. Optimize the gate-level design

The critical path is on the adder followed by the mode multiplexer, so we can use carry-lookahead adder instead of carry-ripple adder to decrease the propagation delay of the adder-shifter unit, and thus reduce the minimum clock cycle.



The red lines above are both the critical path of a 4-bit carry-lookahead adder.

$$t_{adder delay} = 2 \times 7 = 14 \text{ ns}$$


If we decompose the 8-bit adder into four 2-bit carry-lookahead adders, then the propagation delay of the adder can be reduced further.

$$t_{adder delay} = 4 \times 3 = 12 \text{ ns}$$


Assume that the propagation delay of the mode multiplexer is equal to 2.5 ns

propagation delay 
$$t_p = t_{adder delay} + t_{mode\_mux delay} = 14.5 \text{ ns}$$

Waveform result when the clock cycle = 14.5 ns:



# 5. Calculate unsigned multiplication with the adder-shifter unit



Step	
0	Initialize Product = {64'b0, Multiplier}
1	If the rightmost bit of <i>Product</i> is 0, then no operation is performed.
	If the rightmost bit of <i>Product</i> is 1, then use the adder-shifter unit to perform addition.
2	Use the adder-shifter unit to shift the <i>Product</i> right 1 bit.
3	Loop over the step 1 and step 2 until all the digits of the Multiplier are shifted outside the
	Product register.