

Board extent 24.000 mm (X) x 24.000 mm (Y)

Top view, Edge.Cuts and holes of ENC.kicad_pcb; crosses = CPL positions (KiCad footprint origins). Not to a fixed scale.
NOT RELEASED: model/CI only; bench gates OPEN

ENC fab notes

NOT RELEASED: model/CI only; bench gates OPEN.
Board status: SB1_ROUTED_NOT_FOR_FABRICATION. Every value below is a CI/model output of pcb/fab_export.py and pcb/board_gen.py; no hardware or bench gate is closed by it.

Board

Outline (Edge.Cuts of ENC.kicad_pcb): 24.000 x 24.000 mm, area 576.0 mm2; lower-left corner at X 100.000, Y -124.000 mm in the Gerber/CPL frame (KiCad absolute origin, Y up).
Holes: NPTH 2.70 mm (2 mounting holes; NPTH unplated and without net).

Fabrication

Copper layers: 2; finished thickness 1.6 mm (JLC tolerance +/-10 % for boards >= 1.0 mm).
Stack-up: JLC standard 2-layer FR-4, outer copper 1 oz (https://jlcpcb.com/capabilities/pcb-capabilities, read 2026-11-07).
Impedance: no RF50 net on this board; order without impedance control.
Surface finish, solder mask and legend colours: order options, not fixed by this fab set.
KiCad 10.0.7 DRC on the committed board: 0 errors, 0 unconnected, 7 reviewed warnings, ignored checks [] (report.json; CI/model result).

Files (fab/)

gerber/: Gerber X2 with netlist attributes, Protel extensions, one file per layer, Gerber job file (.gbrjob). drill/: Excellon PTH and NPTH files (mm, decimal, absolute origin, alternate oval mode) and Gerber X2 drill maps. ENC.ipc356: IPC-D-356 netlist of every net with a pad. assembly/: JLC BOM and CPL, the raw KiCad position file, the rotation offset table and the instance map.

Assembly

Boards to build: 3 = instances (ENCM 1, ENCV 1) + spares 1; every board is the same design and is assembled the same.
Sides with parts: Top (THT 2).
CPL: Mid X / Mid Y are the KiCad footprint origins (JLC defines them as the component centroid) and Rotation the raw KiCad rotation (degrees, counter-clockwise as the JLC CPL column). JLC rotation and centroid offsets per footprint are TBD (assembly/ENC-cpl-rotation-offsets.csv): check every part in the JLC viewer at order time; nothing here verifies them.
BOM TBD: J1 (S37/S38 wire land, no part fitted): TBD: pilot_placeholder, no graph ref and no MPN yet; replaced by nothing is fitted: the four 26 AWG S37/S38 wires are soldered into this land (W2 PCB-SB1); a graph ref for the land (ENC domain, mount pcb_pad) is pending in design/E3.json (GR lineage)

Not proved here (OPEN)

- that the schematic is right

- current capacity or temperature rise beyond the chosen class widths
- impedance, RF loss or isolation, EMC or signal integrity
- creepage beyond the encoded clearances
- that the enclosure fits (only outline and hole checks; heights are not checked here)
- that the fab's DFM accepts the board, or that CPL rotations are right
- that the land patterns match the purchased MPNs
- any function: hardware and bench gates stay OPEN

Sources (read 2026-11-07): https://jlcpcb.com/help/article/bill-of-materials-for-pcb-assembly; https://jlcpcb.com/help/article/pick-place-file-for-pcb-assembly; https://jlcpcb.com/help/article/how-to-generate-the-bom-and-centroid-file-from-kicad; https://jlcpcb.com/help/article/how-to-generate-gerber-and-drill-files-in-kicad-8; https://jlcpcb.com/capabilities/pcb-capabilities