





Zhuoran Li

 Winterthurstrasse 643, 8051, Zurich, Switzerland
 +41 768306840
 zhuoli@ethz.ch
 [linkedin.com/in/zhuoran-li-670338291](https://www.linkedin.com/in/zhuoran-li-670338291)

SUMMARY

Studying Electrical Engineering at ETH Zurich. With an academic background on communications engineering and analog/mixed-signal/RF IC design. Currently focusing on RF front-end circuit design.

EDUCATION

MSc. Electrical Engineering & Information Technology <i>Eidgenössische Technische Hochschule Zürich (ETHz)</i>	Zürich, Switzerland Sept 2023 - Present
BE. Communications Engineering <i>Southeast University (SEU)</i>	Nanjing, China Sept 2019 – Jul 2023

ACADEMIC EXPERIENCE

Master Thesis Project <i>Integrated Systems Laboratory, ETHz</i> <ul style="list-style-type: none">Project title: Design and Demonstration of RFIC and BFICResearch content: to measure and demonstrate the performance of a CMOS beam-forming receiver and to design an LNA.Supervisor: Prof. Dr. Hua Wang	Zürich, Switzerland Mar 2025 – Present
Teaching Assistant <i>Integrated Systems Laboratory, ETHz</i> <ul style="list-style-type: none">Course: 227-0111-00L Radio-Frequency Electronics I	Zürich, Switzerland Mar 2025 – Jul 2025
Semester Project <i>Integrated Systems Laboratory, ETHz</i> <ul style="list-style-type: none">Project title: Advanced High-Performance GaAs RF/mm-Wave Front-End Integrated Circuit Designs and Testing for Next-Generation Satellite CommunicationsResearch content: to design a V-band GaAs-based power amplifier used for satellite communications.Supervisor: Prof. Dr. Hua Wang	Zürich, Switzerland Sept 2024 – Jan 2025
Teaching Assistant <i>Integrated Systems Laboratory, ETHz</i> <ul style="list-style-type: none">Course: 227-0116-00G VLSI 1: HDL Based Design for FPGAs	Zürich, Switzerland Sept 2024 – Jan 2025
Semester Project <i>Integrated Systems Laboratory, ETHz</i> <ul style="list-style-type: none">Project title: An RF-DAC in 22nm CMOS-SOIResearch content: designed a digital-to-analog interface based on the switched-capacitor power amplifier (SPCA) architecture for satellite communication transceivers. A digital decoding and mixing module, a switched-capacitor interface, and a matching network are included.Supervisor: Dr. Thomas Burger	Zürich, Switzerland Feb 2024 – Jun 2024

Bachelor Thesis Project**State Key Laboratory of Mobile Communications, SEU****Nanjing, China****Dec 2022 – Jun 2023**

- Project title: CMOS High-Speed 8-bit Flash ADC Design
- Research content: designed a parallel ADC with 4x time-domain interpolation technique.
- Supervisor: Prof. Dr. Lianming Li

Summer Internship**State Key Laboratory of Mobile Communications, SEU****Nanjing, China****Jul 2022 – Sept 2022**

- Internship content: CMOS operational amplifier design

Student Research Training Project**Display R&D Center, SEU****Nanjing, China****Nov 2020 – Nov 2021**

- Project title: Research on Underwater Wireless Optical Communication
- Publication: Adaptive beam shaping for enhanced underwater wireless optical communication.
Nie J, Tian L, Wang H, Chen L, Li Z, Yue S, Zhang Z, Yang H. Opt Express. 2021 Aug
- Supervisor: Dr. Haining Yang

HONORS & AWARDS

Second Prize of the Rescue Agent Simulation Competition**2021 RoboCup China Open by Chinese Association of Automation****Tianjin, China****May 2021****Second Prize****Jiangsu "Internet +" University Student Innovation and Entrepreneurship Competition****Nanjing, China****Aug 2020****EXTRACURRICULAR**

Football Team Captain**School of Information Science and Engineering, SEU****Nanjing, China****Sep 2022 – May 2023****Department Director****Culture Department of Student Council, School of Electronic Science and Engineering, SEU****Nanjing, China****Sep 2020****CAD SKILLS**

- Front-end and back-end analog/RF IC design (Cadence Virtuoso, Keysight ADS, ...)
- Digital IC design (Verilog programming, Vivado, Synopsys, Inovous, ...)
- Mathematic analysis (MATLAB, ...)
- General programming (C++/C, Python)

LANGUAGE SKILLS

- English (working proficiency)
- Chinese (mother tongue)
- German (A2)