Module Guide for Time_Freq_Analysis

Elizabeth Hofer

November 23, 2020

1 Revision History

Date	Version	Notes
11.14.20	1.0	Initial Release

2 Reference Material

This section records information for easy reference.

2.1 Abbreviations and Acronyms

symbol	description
AC	Anticipated Change
DAG	Directed Acyclic Graph
M	Module
MG	Module Guide
OS	Operating System
R	Requirement
SC	Scientific Computing
SRS	Software Requirements Specification
STFT	Short Time Fourier Transform
Time_Freq_Analysis	A program for computing a time frequency analysis of a signal
UC	Unlikely Change

Contents

List of Tables

List of Figures

3   Introduction

Decomposing a system into modules is a commonly accepted approach to developing software. A module is a work assignment for a programmer or programming team (Parnas et al., 1984). We advocate a decomposition based on the principle of information hiding (Parnas, 1972). This principle supports design for change, because the "secrets" that each module hides represent likely future changes. Design for change is valuable in SC, where modifications are frequent, especially during initial development as the solution space is explored.

Our design follows the rules laid out by Parnas et al. (1984), as follows:

- System details that are likely to change independently should be the secrets of separate modules.

- Each data structure is implemented in only one module.

- Any other program that requires information stored in a module's data structures must obtain it by calling access programs belonging to that module.

After completing the first stage of the design, the Software Requirements Specification (SRS), the Module Guide (MG) is developed (Parnas et al., 1984). The MG specifies the modular structure of the system and is intended to allow both designers and maintainers to easily identify the parts of the software. The potential readers of this document are as follows:

- New project members: This document can be a guide for a new project member to easily understand the overall structure and quickly find the relevant modules they are searching for.

- Maintainers: The hierarchical structure of the module guide improves the maintainers' understanding when they need to make changes to the system. It is important for a maintainer to update the relevant sections of the document after changes have been made.

- Designers: Once the module guide has been written, it can be used to check for consistency, feasibility and flexibility. Designers can verify the system in various ways, such as consistency among modules, feasibility of the decomposition, and flexibility of the design.

The rest of the document is organized as follows. Section 4 lists the anticipated and unlikely changes of the software requirements. Section 5 summarizes the module decomposition that was constructed according to the likely changes. Section 6 specifies the connections between the software requirements and the modules. Section 7 gives a detailed description of the modules. Section 8 includes two traceability matrices. One checks the completeness of the design against the requirements provided in the SRS. The other shows the relation between anticipated changes and the modules. Section 9 describes the use relation between modules.

4 Anticipated and Unlikely Changes

This section lists possible changes to the system. According to the likeliness of the change, the possible changes are classified into two categories. Anticipated changes are listed in Section 4.1, and unlikely changes are listed in Section 4.2.

4.1 Anticipated Changes

Anticipated changes are the source of the information that is to be hidden inside the modules. Ideally, changing one of the anticipated changes will only require changing the one module that hides the associated decision. The approach adapted here is called design for change.

AC1: The specific hardware on which the software is running.

AC2: The format of the initial input data.

AC3: The constraints over the input parameters.

AC4: The usage of Time_Freq_Analysis as a 'stand alone' program.

AC5: The shapes of the wavelets used in the wavelet transform, currently only one shape is offered, but in future iterations may offer many shapes and the user may be able to specify which shape of wavelet to use.

AC6: The resolution of the time-frequency transform (the output).

AC7: The usage of the Plotting Module.

AC8: The users control over the boundary conditions.

AC9: The implementation of the wavelet transform computation.

AC10: The implementation of the STFT transform computation.

4.2 Unlikely Changes

The module design should be as general as possible. However, a general system is more complex. Sometimes this complexity is not necessary. Fixing some design decisions at the system architecture stage can simplify the software design. If these decision should later need to be changed, then many parts of the design will potentially need to be modified. Hence, it is not intended that these decisions will be changed.

UC1: Input/Output devices (Input: File and/or Keyboard, Output: File, Memory, and/or Screen).

UC2: The output format of the transform.

UC3: The Zero-pad module is unlikely to be replaced by a different method (there are different methods but they would not provide any better service).

UC4: The methods of output verification, in the context of Time_Freq_Analysis, are very simple and therefore unlikly to change.

UC5: The purpose of Time_Freq_Analysis being to analyse the time-frequency content of a signal.

5 Module Hierarchy

This section provides an overview of the module design. Modules are summarized in a hierarchy decomposed by secrets in Table 1. The modules listed below, which are leaves in the hierarchy tree, are the modules that will actually be implemented.

M1: Hardware-Hiding Module

M2: Specification Param Module

M3: Matrix Data Structure Module

M4: Input Parameter Module

M5: Read Data Module

M6: Zero-Pad Module

M7: Boundary Configuration Module

M8: STFT Module

M9: Wavelet Module

M10: Fast Fourier Transform Module

M11: Output Verification Module

M12: Output Module

M13: Plotting Module

M14: Compute Transform Module

M15: Control Module

Level 1	Level 2
Hardware-Hiding Module	
Behaviour-Hiding Module	Input Parameter Module
	Specification Param Module
	Read Data Module
	Boundary Configuration Module
	STFT Module
	Wavelet Module
	Output Verification Module
	Output Module
	Compute Transform Module
	Control Module
Software Decision Module	Zero-Pad Module
	Matrix Data Structure Module
	Plotting Module
	Fast Fourier Transform Module

Table 1: Module Hierarchy

6 Connection Between Requirements and Design

The design of the system is intended to satisfy the requirements developed in the SRS. In this stage, the system is decomposed into modules. The connection between requirements and modules is listed in Table 2.

7 Module Decomposition

Modules are decomposed according to the principle of "information hiding" proposed by Parnas et al. (1984). The *Secrets* field in a module decomposition is a brief statement of the design decision hidden by the module. The *Services* field specifies *what* the module will do without documenting *how* to do it. For each module, a suggestion for the implementing software is given under the *Implemented By* title. If the entry is *OS*, this means that the module is provided by the operating system or by standard programming language libraries. *Time_Freq_Analysis* means the module will be implemented by the Time_Freq_Analysis software.

Only the leaf modules in the hierarchy have to be implemented. If a dash (–) is shown, this means that the module is not a leaf and will not have to be implemented.

4

7.1 Hardware Hiding Modules (M1)

Secrets: The data structure and algorithm used to implement the virtual hardware.

Services: Serves as a virtual hardware used by the rest of the system. This module provides the interface between the hardware and the software. So, the system can use it to display outputs or to accept inputs.

Implemented By: OS

7.2 Behaviour-Hiding Module

Secrets: The contents of the required behaviours.

Services: Includes programs that provide externally visible behaviour of the system as specified in the software requirements specification (SRS) documents. This module serves as a communication layer between the hardware-hiding module and the software decision module. The programs in this module will need to change if there are changes in the SRS.

Implemented By: –

7.2.1 Input Format Module (M4)

Secrets: The format and structure of the input data.

Services: Converts the input data into the data structure used by the input parameters module.Throws error if inputs are out of bounds.

Implemented By: Time_Freq_Analysis

7.2.2 Specification Param Module (M2)

Secrets: The values of the parameters and constants needed for Time_Freq_Analysis.

Services: Read access to the parameters and constants.

Implemented By: Time_Freq_Analysis

7.2.3 Read Data Module (M5)

Secrets: The method of reading and storing the signal from a file.

Services: Reads data from an external file.

Implemented By: Time_Freq_Analysis

7.2.4 Boundary Configuration Module (M7)

Secrets: The method of configuring the transform the boundary such that it complies with the boundaries.

Services: Computes the essential parameters needed to compute the transform.

Implemented By: Time_Freq_Analysis

7.2.5 STFT Module (M8)

Secrets: The method of computation for the Short-Time Fourier Transform.

Services: Computes a time-frequency transform of the signal.

Implemented By: Time_Freq_Analysis

7.2.6 Wavelet Module (M9)

Secrets: The method of computation for the Wavelet Transform.

Services: Computes a time-frequency transform of the signal.

Implemented By: Time_Freq_Analysis

7.2.7 Output Verification Module (M11)

Secrets: The method of checking for outputs that may be a sign of error.

Services: Verifies if the output is consistent with the laws of the transform that computed it.

Implemented By: Time_Freq_Analysis

7.2.8 Output Module (M12)

Secrets: The details surrounding how the the time-frequency transform was calculated.

Services: Returns the time-frequency transform of the data.

Implemented By: Time_Freq_Analysis

7.2.9 Compute Transform Module (M14)

Secrets: The details of the set up and overhead require to compute the transform.

Services: Sets up and calls a function to compute the time-frequency transform of the signal.

Implemented By: Time_Freq_Analysis

7.2.10 Control Module (M15)

Secrets: The details of the orchestration of the program.

Services: Provides the main program.

Implemented By: Time_Freq_Analysis

7.3 Software Decision Module

Secrets: The design decision based on mathematical theorems, physical facts, or programming considerations. The secrets of this module are *not* described in the SRS.

Services: Includes data structure and algorithms used in the system that do not provide direct interaction with the user.

Implemented By: –

7.3.1 Zero-Pad Module (M6)

Secrets: The method of zero-padding the signal.

Services: Extends the signal with a series of leading and trailing zeros.

Implemented By: Time_Freq_Analysis

7.3.2 Matrix Data Module (M3)

Secrets: The data structure for a matrix type.

Services: Provides storage and access to the matrix.

Implemented By: Time_Freq_Analysis

7.3.3 Plotting Module (M13)

Secrets: The conversion of the data from a matrix to a visual plot.

Services: Plots the matrix.

Implemented By: Time_Freq_Analysis

7.3.4 Fast Fourier Transform Module (M10)

Secrets: The methods for computing a discrete Fourier transform quickly.

Services: Computes and stores the Fourier transform of a signal.

Implemented By: fftw3

8   Traceability Matrix

This section shows two traceability matrices: between the modules and the requirements and between the modules and the anticipated changes.

Req.	Modules
R1	M1, M4, M2, 5 M15
R2	M4, M2
R3	M3, M7, M8, M9,M14 M12
R4	M8, M9,M14, M6
R6	M3, M7, M14, M13
R7	M4, M15

Table 2: Trace Between Requirements and Modules

AC	Modules
AC1	M1
AC2	M4
AC3	M2
AC4	M15
AC5	M9
AC6	M7
AC7	M13
AC9	M9
AC10	M8

Table 3: Trace Between Anticipated Changes and Modules

9   Use Hierarchy Between Modules

In this section, the uses hierarchy between modules is provided. Parnas (1978) said of two programs A and B that A *uses* B if correct execution of B may be necessary for A to complete the task described in its specification. That is, A *uses* B if there exist situations in which the correct functioning of A depends upon the availability of a correct implementation of B. Figure 1 illustrates the use relation between the modules. It can be seen that the graph is a directed acyclic graph (DAG). Each level of the hierarchy offers a testable and usable subset of the system, and modules in the higher level of the hierarchy are essentially simpler because they use modules from the lower levels.

Figure 1: Use hierarchy among modules

References

David L. Parnas. On the criteria to be used in decomposing systems into modules. *Comm. ACM*, 15(2):1053–1058, December 1972.

David L. Parnas. Designing software for ease of extension and contraction. In *ICSE '78: Proceedings of the 3rd international conference on Software engineering*, pages 264–277, Piscataway, NJ, USA, 1978. IEEE Press. ISBN none.

D.L. Parnas, P.C. Clement, and D. M. Weiss. The modular structure of complex systems. In *International Conference on Software Engineering*, pages 408–419, 1984.