



SHEETS

1. BLOCK DIAGRAM
2. CH 0 SIGNAL CONDITIONING
3. CH 1 SIGNAL CONDITIONING
4. CH 2 SIGNAL CONDITIONING
5. CH 3 SIGNAL CONDITIONING
6. CH 4 SIGNAL CONDITIONING
7. CH 5 SIGNAL CONDITIONING
8. CH 6 SIGNAL CONDITIONING
9. CH 7 SIGNAL CONDITIONING
10. POWER REGULATORS & DACS
11. TIMER FPGA
12. MICROPROCESSOR
13. VME INTERFACE
14. TEST CIRCUITS & CLOCK

BLOCK DIAGRAM

CONFIDENTIAL PROPRIETARY INFORMATION  
COPYRIGHT © 2013 HIGHLAND TECHNOLOGY  
ENGINEERING CHANGE ORDERS MAY APPLY

|          |         |  |                      |
|----------|---------|--|----------------------|
| ENGINEER | DATE    | HIGHLAND TECHNOLOGY INC.                 |                      |
|          | 1/23/13 |  |                      |
| DRAWN    |         | SCHEMATIC, V360<br>VME TACHOMETER MODULE |                      |
| JS / LL  | 1/23/13 |  |                      |
| CHECKED  |         |  |                      |
| APPROVED |         |  |                      |
| RELEASED |         |  |                      |
|          |         | DRAWING NO: 22S360                       | REV: C               |
|          |         | SHEET: 1 OF 14                           | FILENAME:22S360C.SCH |