


REVISED:



- SHEETS
- 1 BLOCK DIAGRAM
  - 2 REGISTER MAP
  - 3 GATE LOGIC
  - 4 TIMESTAMP 0
  - 5 TIMESTAMP 1
  - 6 TIMESTAMP 2
  - 7 TIMESTAMP 3
  - 8 TIMESTAMP 4
  - 9 TIMESTAMP 5
  - 10 TIMESTAMP 6
  - 11 TIMESTAMP 7
  - 12 TIMESTAMP 8 (REF)
  - 13 CONTROL FPGA
  - 14 DATA FPGA
  - 15 ECL-TTL CONVERTERS
  - 16 CLOCK
  - 17 VME INTERFACE
  - 18 VME BUS CONNECTIONS
  - 19 POWER CONDITIONING

BLOCK DIAGRAM

COPYRIGHT (C) 2004 HIGHLAND TECHNOLOGY ENGINEERING CHANGE ORDERS MAY APPLY		
ENGINEER J LARKIN	DATE 4/13/04	HIGHLAND TECHNOLOGY INC.
DRAWN M SALAZAR	4/13/04	SCHEMATIC, V680 VME TIME-DIGITAL CONVERTER
CHECKED		
APPROVED		DRAWING NO: 22S680 SHEET: 1 OF 19
RELEASED		
		REV: C FILENAME:22S680C.SCH