



TABLE OF CONTENTS

1. BLOCK DIAGRAM
- 2.-5. SINE CHANNEL 0-3
6. MICROPROCESSOR
7. MEMORIES
8. CLOCKS
9. SERIAL I/O
10. POWER
11. BIST
- 12.-14. CHANNEL FPGA

BLOCK DIAGRAM

CONFIDENTIAL PROPRIETARY INFORMATION
COPYRIGHT © 2013 HIGHLAND TECHNOLOGY
ENGINEERING CHANGE ORDERS MAY APPLY

ENGINEER J LARKIN	DATE 6/20/13	HIGHLAND TECHNOLOGY INC.	
DRAWN MS/LL	6/20/13	SCHEMATIC, T346 WAVEFORM GENERATOR	
CHECKED			
APPROVED		DRAWING NO: 28S346 SHEET: 1 OF 14	
RELEASED			
		REV: D	FILENAME: 28S346D.SCH