

1 BLOCK DIAGRAM
2 - 25 CHANNELS 0-15
26 BIST
27 VME INTERFACE
28 DRAM
29 MICROPROCESSOR
30 CLOCK/MEMORIES
31 POWER SUPPLIES
32 TRIGGER, VCM
33 - 35 FPGA
36 GAIN MUX DRIVERS



CONFIDENTIAL PROPRIETARY INFORMATION
COPYRIGHT HIGHLAND TECHNOLOGY
ENGINEERING CHANGE ORDERS MAY APPLY

ENGINEER J.L	DATE 8/17/22	HIGHLAND TECHNOLOGY INC	
DRAWN B.G/S.Y	8/30/2022	SCHEMATIC, V490	
CHECKED		VME DIGITIZER	
APPROVED			
RELEASED		DRAWING NO: 22S490	REV: E
		SHEET: 1 OF 36	FILE: 22S490E.sch