



## SHEETS

- 1 BLOCK DIAGRAM
- 2 CHANNEL 0
- 3 CHANNEL 1
- 4 CHANNEL 2
- 5 CHANNEL 3
- 6 CHANNEL 4
- 7 CHANNEL 5
- 8 CHANNEL 6
- 9 CHANNEL 7
- 10 CHANNEL 8
- 11 CHANNEL 9
- 12 CHANNEL 10
- 13 CHANNEL 11
- 14 DACS 0-11
- 15 ADCS 0-11
- 16 ANALOG MULTIPLEXERS
- 17 CPU/FPGA POWER
- 18 CPU DATA & FLASH
- 19 CPU MEMORY BUS
- 20 FPGA
- 21 POWER SUPPLIES
- 22 D9 CONNECTOR
- 23 USB/ETHERNET

1\_BLOCK\_DIAGRAM

CONFIDENTIAL PROPRIETARY INFORMATION  
COPYRIGHT HIGHLAND TECHNOLOGY  
ENGINEERING CHANGE ORDERS MAY APPLY

ENGINEER J LARKIN	DATE 11/5/2018	HIGHLAND TECHNOLOGY INC.	
DRAWN B.G./S.Y.	4/25/2022	SCHEMATIC, P545	
CHECKED		SYNCHRO/LVDT SIMULATOR	
APPROVED			
RELEASED		DRAWING NO: 23S546	REV: B
		SHEET: 1 OF 23 FILE: 23S546B.sch	