



TABLE OF CONTENTS	
1.	BLOCK DIAGRAM
2.	EXTERNAL TRIG. OPTOCOUPLER GATE I/O DRIVERS
3.	TRIG. LOGIC, LC OSC. (DPLL) DAC, TEMP COMP. CIR.
4.	DDS, (DPLL) ADC & RAMP CIR.
5.	TO VERNIER
6.	TO OUPUT DRIVER
7.	CH0 & CH1 VERNIER
8.	A OUTPUT DRIVER
9.	CH2 & CH3 VERNIER
10.	B OUPUT DRIVER
11.	CH4 & CH5 VERNIER
12.	C OUPUT DRIVER
13.	CH6 & CH7 VERNIER
14.	D OUTPUT DRIVER
15.	OUTPUT COMBO. LOGIC
16.	PECL TRANSLATORS
17.	MICROPROCESSOR
18.	FPGA
19.	OSC. BRD. CONN., 10MHz REF SW.
20.	EXPANSION PORTS
21.	SWITCHER POWER SUPPLY CON., POWER SWITCH, FAN CON.
22.	POSITIVE POWER SUPPLIES
23.	NEGATIVE POWER SUPPLIES
24.	VERNIER DACS CH0-3.
25.	VERNIER DACS CH4-7.
26.	OUTPUT LEVEL DACS, TO, VERNIER DAC, TRIGGER LEVEL DAC.
27.	SRAM & FLASH MEMORIES
28.	FRONT PANEL CONNECTOR & CABLE BUFFERS.