

# V385 VME 8-CHANNEL STRAIN GAUGE/LOAD CELL MODULE



# Technical Manual

October 2, 2023

Copyright © Highland Technology 650 Potrero Avenue, San Francisco, CA 94110 Phone 415-551-1700 • Fax 415-551-5129 www.highlandtechnology.com

#### NOTICE

HIGHLAND TECHNOLOGY, INC. PROVIDES THIS PUBLICATION "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

(Disclaimer of expressed or implied warranties in certain transactions is not allowed in some states. Therefore, the above statement may not apply to you.)

This manual may contain technical inaccuracies and/or typographical errors. Changes are periodically made to this manual which are incorporated in later editions. Highland Technology, Inc. may make changes and improvements to the product(s) and/or programs described in this publication at any time without notice.

The V385 has finite failure rates associated with its hardware, firmware, design, and documentation. Do not use the product in applications where a failure or defect in the instrument may result in injury, loss of life, or property damage.

IN NO EVENT WILL HIGHLAND TECHNOLOGY, INC. BE LIABLE FOR DAMAGES, INCLUDING LOST PROFITS, LOST SAVINGS OR OTHER INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OF OR INABILITY TO USE SUCH PRODUCT, EVEN IF HIGHLAND TECHNOLOGY, INC. OR AN APPROVED RESELLER HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, OR FOR ANY CLAIM BY ANY OTHER PARTY.

## Table of Contents

1.	Ir	ntroduction	4
2.	S	pecifications	5
3.	T	heory of Operation	7
	3.1	Load Cell Basics	7
	3.2	V385 Hardware Architecture	8
	3.3	Signal Processing	8
4.	C	Connectors and Installation	10
	4.1	VME Compatibility	10
	4.2	Address Selection	10
	4.3	Excitation Voltage Selection	11
	4.4	Load Cell Wiring	11
5.	V	ME Register Map and Programming	13
	5.1	VXI MFR Register:	15
	5.2	VXI Type Register: Module Type	15
	5.3	VXI STS Register: VXI Status Register	16
	5.4	ROMID Register: Firmware Version	16
	5.5	ROMREV Register: Firmware Revision	16
	5.6	SCAN Registers	16
	5.7	CMD Register: Module Command	16
	5.8	INREQ Register	17
	5.9	INSTAT Register	17
	5.10	Channel DATA Block	17
	5.11	Timing Considerations	18
	5.12	Engineering Unit Scaling	19
	5.13	Data Averaging	19
	5.14	AD7710 Notes	20
6.	Ve	ersions	22
7.	Cu	stomization	22
8.	Re	vision History	22
	8.1	Hardware Revision History	22
	8.2	Firmware Revision History	22

3

## 1. Introduction

This is the technical manual for the Highland Model V385 eight-channel strain gauge/load cell module.

The V385 is a single-width, 6U-height VME module that implements eight channels of precision load-cell-based measurement. The module interfaces up to eight full-bridge load cells, and provides excitation, a precision low-noise differential amplifier, and a 24-bit analog-to-digital converter for each input channel. A fast, simple dual-port-memory interface to the VME bus, allows the implementation of measurement systems with minimal programming effort. Direct access to raw 24-bit ADC data and allows synchronization of A/D converters and readout coherent with the ADC digitizing cycles.

#### Features of the V385 include:

- Excites and measures up to eight strain gauge load cells
- Separate, remotely sensed excitation supply for each channel
- 24-bit ADC per channel
- 100 dB CMRR
- Clean, logical VME bus interface is well suited to PLC-based weighing applications

Although the V385 includes features specific to high-precision weighing, it is suited to nearly any application that acquires data from a strain gauge or other DC bridge-type sensor.

# 2. Specifications

1			
FUNCTION	8-channel load cell module		
DEVICE TYPE	16-bit VME register-based slave: A16:D16:D08(EO)		
	Implements 128 words (256 bytes) registers at switch selectable addresses in the VME 16 addressing space		
CHANNELS	8, 6-wire full-bridge-type load cells		
EXCITATION	Per-channel onboard remote-sensed bridge excitation source, 5- or 10-volt switchable; 40mA max per-channel load		
INPUTS	Eight differential inputs CMRR better than 100 dB Input impedance is 60 MΩ typical Maximum input ±50 mV (equivalent to 5 mV/V excitation)		
RESOLUTION	One 24 bit ADC per channel		
ADC	One Analog Devices AD7710 24 bit ADC per channel Default setup is G=1, 24 bit data, 59.91 Hz sample rate ADCs may be user reprogrammed via VME commands		
SYNCHRONIZE	A mechanism is included to synchronize the sample times of all eight ADCs		
OPERATING TEMPERATURE	0 to 60°C; extended MIL/COTS ranges available		
CALIBRATION INTERVAL	No factory calibration required		
POWER	Standard VME supplies:		
	+5 V: 1.5 A max		
	+12 V: 0.2 A		
	-12 V: 0.2 A		

CONNECTORS	Two D25 front-panel females		
INDICATORS	Three LEDs indicate microprocessor heartbeat, VME access, and pass/fail status		
PACKAGING	6U single-wide VME module		
CONFORMANCE	ANSI/VITA 1-1994 (R2002) VMEbus spec		

## 3. Theory of Operation

#### 3.1 Load Cell Basics

A load cell is a specialized bridge-type strain gauge used for weighing applications. A strain bridge consists of four metal foil or semiconductor resistive elements bonded to a mechanical substrate such that stress applied to the substrate results in the application of tension to two of the resistors and compression to the other two resistors. If the four resistors are arranged in a diamond configuration (Wheatstone bridge) arrangement and an excitation voltage is applied between the 'top' and 'bottom' corners of the bridge, the voltage seen across the 'sides' of the bridge will be small, due to the symmetry of the opposite legs of the bridge. If the substrate is strained by the application of a load to the cell, the four resistors will change in value (two will increase and two will decrease), causing a change in the bridge output voltage which is nearly proportional to the applied force.

A typical load cell appears electrically as a 4-wire bridge, typically having about 350 ohms resistance per leg and 350 ohms resistance between any two opposite bridge corners. Two of the lead-wires are called the 'excitation' leads, to which an excitation voltage is applied, typically 5 or 10 volts DC. The other two leads are the signal wires called the positive (or high) and negative (or low) signal outputs.

Load cells are typically supplied with six wires, having two wires for each of the excitation leads. The extra excitation wires are called 'sense leads' and may be run back to the excitation power source to permit that supply to observe the excitation voltage at the bridge itself, and adjust for any errors associated with the wire resistance between the source and the load cell.

Load cells are stable and linear, but not very accurate 'as delivered'. This means that a given load cell may have an unpredictable zero-load offset signal and have a load sensitivity only within a few percent of the datasheet specification. It is common practice to install a load cell and then perform TARE and CALIBRATION operations to compensate for each cell's zero offset and calibration sensitivity. TARE is performed by removing the weighing load (but leaving any platform, rigging, or other 'overhead' loads in place) and measuring the cell output; this value is the 'tare voltage', and is saved for reference and is subtracted from the bridge output in all future weighing operations. After TARE, a known standard weight may be applied to the weighing system and the resulting cell signal measured and saved; this 'cal value' is used to scale all future weight measurements to correct engineering units.

The V385-1 version of the V385 delivers raw, unscaled 24-bit ADC data, so any necessary zero or calibration operations must be performed by the user's software.

## 3.2 V385 Hardware Architecture

The V385 module consists of the following elements:

- 1. A VME-standard, '6U' (double-height) printed circuit board with front panel and load-cell wiring connector.
- 2. Eight load cell channels, each consisting of the following:
  - switchable 5-volt or 10-volt excitation supply
  - precision differential amplifier
  - 24-bit analog-to-digital converter

Shielding and filtering are such as to minimize thermal effects and EMI sensitivity.

- 3. A Motorola MC68332 32-bit (68020-class) microprocessor with EPROM program memory and static RAM data memory.
- 4. A dual-port memory interface to the VME bus.

The signal measurement path is fully ratiometric, using the same precision voltage source to drive each load cell excitation supply and to provide the reference to each analog-to-digital converter. Figure 1 shows the signal paths for a typical channel.

## 3.3 Signal Processing

Each of the load cell signals is amplified and applied to an individual 24- bit analog-to-digital converter which provides a numerical signal measurement. The default ADC setup is unity gain and a sample rate of sixty times per second. Every time any ADC completes a measurement cycle, the onboard processor reads the ADC data, posts it to dual-port memory, and increments an acquisition counter for that channel.

At the user's option, the latest 2 to 255 samples may be averaged.

Users may reprogram any ADC to adjust gain or sample rate, and may issue a SYNC command to synchronize the acquisition cycles of all eight ADCs.




FIG. 1 TYPICAL INPUT CHANNEL

## 4. Connectors and Installation

## 4.1 VME Compatibility

The V385 may be installed in any 6U high, VME-compatible card cage. It uses the mandatory +5, -12, and +12 volt VME power supply voltages, and derives the load cell excitation voltage from the VME +12 volt supply.

The module occupies 256 bytes of the VME 'short' 16-bit (A16) addressing space, and supports both 16-bit (D16) and 8-bit (D08/EO) data transfers. The module does not use interrupts, and passes all interrupt and bus grant signals.

#### 4.2 Address Selection

Prior to installing the V385, the on-board address DIPswitch should be set to select the address range occupied by the module. Modules are factory-set to C000 hex, but may be positioned anywhere in the A16 address space.

To relocate it, pick an unused block, note its hex address, and set the address switch S3 as follows:

<u>Section</u>	<u>Bit</u>	Hex Value 'ON'	<u>Notes</u>
1	15	0000	footom: ON
1	15	8000	factory ON
2	14	4000	factory ON
3	13	2000	
4	12	1000	
5	11	800	
6	10	400	
7	9	200	
8	8	100	

## 4.3 Excitation Voltage Selection

The module is provided with eight small switches which allow the excitation voltage for each load cell to be individually selected. The switches are clearly marked, corresponding to channels 0 through 7; rotate switches clockwise for 5-volt excitation, CCW for 10 volts.

## 4.4 Load Cell Wiring

The V385 is furnished with two front-panel-mounted DB25 female connectors for connection to up to eight load cells. The connector pinout is as follows:

J1 PIN	J1 FUNCTION	J2 PIN	J2 FUNCTION
1	CH0 EX-	1	CH4 EX-
2	CH0 IN-	2	CH4 IN-
3	CH0 S+	3	CH4 S+
14	CH0 S-	14	CH4 S-
15	CH0 IN+	15	CH4 IN+
16	CH0 EX+	16	CH4 EX+
4	CH1 EX-	4	CH5 EX-
5	CH1 IN-	5	CH5 IN-
6	CH1 S+	6	CH5 S+
17	CH1 S-	17	CH5 S-
18	CH1 IN+	18	CH5 IN+
19	CH1 EX+	19	CH5 EX+
7	CH2 EX-	7	CH6 EX-
8	CH2 IN-	8	CH6 IN-
9	CH2 S+	9	CH6 S+
20	CH2 S-	20	CH6 S-
21	CH2 IN+	21	CH6 IN+
22	CH2 EX+	22	CH6 EX+
10	CH3 EX-	10	CH7 EX-
11	CH3 IN-	11	CH7 IN-
12	CH3 S+	12	CH7 S+
13	VME GROUND	13	VME GROUND

23	CH3 S-	23	CH7 S-
25	CH3 EX+	25	CH7 EX+
24	CH3 IN+	24	CH7 IN+

It is suggested that a shielded cable be used to connect to the front-panel connectors, with the shield bonded to the mating connector shell. The cable can be run to a convenient junction area where the cable is terminated and wired to load cell signals. Note that the high sides of the load cell excitation are furnished by the EXC+ signals, and the low sides return to the EXC- signals. EXC+ is derived from the VME +12 volt supply, and EXC- is connected to the VME bus power return signal. The module front panel is fastened to the VME rack by its mounting screws and is thus connected to the VME system FRAME ground which may or may not be connected to the VME backplane COMMON signal. It is recommended that the V385 connector EXC- pins be regarded as signals and not be otherwise used or grounded.

The V385 provides for remote sensing of the load cell excitation voltages at each load cell. It is mandatory that, for each channel

- A. The EXC+ and SENSE+ leads be connected at the load cell
- B. The EXC- and SENSE- leads be connected at the load cell

Wiring from the termination site to the individual load cells should be by means of a suitable 6-wire shielded cable, with the shields earth grounded at both ends if possible.

## 5. VME Register Map and Programming

The following is a summary of the VME-accessible registers implemented by the V385-series module. The module follows VXI conventions, having 128 each 16-bit registers beginning at the base address. Switches on the module set the base address, anywhere in the 16-bit VME address spaces (see Section 4.2).

All registers are 16 bits wide. Reg # below is the ordinal register number in decimal; OFFSET is the VMEbus address offset from the module base address, shown in hex. The R/W column indicates whether the register is readable and/or writable from the VMEbus.

REG NAME	REG#	OFFSET	R/W	FUNCTION
VXI MFR	0	0X00	R	VXID manufacturer ID: always 65262, FEEE hex
VXI TYPE	1	0X02	R	module type, always 22385, 5571 hex
VXISTS/CTR	2	0X04	R	status/control register, 16396, 400C hex in normal operation
ROMID	3	0X06	R	firmware ROM ID, typically 22385 decimal
ROMREV	4	0X08	R	firmware ROM revision, typically ASCII "B"
SCAN	7	0X0E	R	firmware scan counter
INREQ	12	0x18	R/W	data update inhibit request
INSTAT	13	0x1A		Inhibit status
CMD	16	0x20	R/W	command register
CP0	17	0x22	R/W	command parameter 0
CP1	18	0x24	R/W	command parameter 1
AC0	24	0x30	R	channel 0 ADC update counter
DH0	25	0x32	R	channel 0 ADC high data
DL0	26	0x34	R	channel 0 ADC low data
NN0	27	0x36	R/W	channel 0 average N value
VH0	28	0x38	R	channel 0 high averaged data
VL0	29	0x3A	R	channel 0 low averaged data
CH0	30	0x3C	R	channel 0 high configuration
CL1	31	0x3E	R	channel 0 low configuration
AC1	32	0x40	R	channel 1 ADC update counter

REG NAME	REG#	OFFSET	R/W	FUNCTION
DH1	33	0x42	R	channel 1 ADC high data
DL1	34	0x44	R	channel 1 IADC ow data
NN1	35	0x46	R/W	channel 1 average N value
VH1	36	0x48	R	channel 1 high averaged data
VL1	37	0x4A	R	channel 1 low averaged data
CH1	38	0x4C	R	channel 1 high configuration
CL1	39	0x4E	R	channel 1 low configuration
AC2	40	0x50	R	channel 2 ADC update counter
DH2	41	0x52	R	channel 2 ADC high data
DL2	42	0x54	R	channel 2 ADC low data
NN2	43	0x56	R/W	channel 2 average N value
VH2	44	0x58	R	channel 2 high averaged data
VL2	45	0x5A	R	channel 2 low averaged data
CH2	46	0x5C	R	channel 2 high configuration
CL2	47	0x5E	R	channel 2 low configuration
AC3	48	0x60	R	channel 3 ADC update counter
DH3	49	0x62	R	channel 3 ADC high data
DL3	50	0x64	R	channel 3 ADC low data
NN3	51	0x66	R/W	channel 3 average N value
VH3	52	0x68	R	channel 3 high averaged data
VL3	53	0x6A	R	channel 3 low averaged data
CH3	54	0x6C	R	channel 3 high configuration
CL3	55	0x6E	R	channel 3 low configuration
AC4	56	0x70	R	channel 4 ADC update counter
DH4	57	0x72	R	channel 4 ADC high data
DL4	58	0x74	R	channel 4 ADC low data
NN4	59	0x76	R/W	channel 4 average N value
VH4	60	0x78	R	channel 4 high averaged data
VL4	61	0x7A	R	channel 4 low averaged data
CH4	62	0x7C	R	channel 4 high configuration
CL4	63	0x7E	R	channel 4 low configuration
AC5	64	0x80	R	channel 5 ADC update counter
DH5	65	0x82	R	channel 5 ADC high data
DL5	66	0x84	R	channel 5 ADC low data

REG NAME	REG#	OFFSET	R/W	FUNCTION	
NN5	67	0x86	R/W	channel 5 average N value	
VH5	68	0x88	R	channel 5 high averaged data	
VL5	69	0x8A	R	channel 5 low averaged data	
CH5	70	0x8C	R	channel 5 high configuration	
CL5	71	0x8E	R	channel 5 low configuration	
AC6	72	0x90	R	channel 6 ADC update counter	
DH6	73	0x92	R	channel 6 ADC high data	
DL6	74	0x94	R	channel 6 ADC low data	
NN6	75	0x96	R/W	channel 6 average N value	
VH6	76	0x98	R	channel 6 high averaged data	
VL6	77	0x9A	R	channel 6 low averaged data	
CH6	78	0x9C	R	channel 6 high configuration	
CL6	79	0x9E	R	channel 6 low configuration	
AC7	80	0xA0	R	channel 7 ADC update counter	
DH7	81	0xA2	R	channel 7 ADC high data	
DL7	82	0xA4	R	channel 7 ADC low data	
NN7	83	0xA6	R/W	channel 7 average N value	
VH7	84	0xA8	R	channel 7 high averaged data	
VL7	85	0xAA	R	channel 7 low averaged data	
CH7	86	0xAC	R	channel 7 high configuration	
CL7	87	0xAE	R	channel 7 low configuration	

Registers 88-128 are reserved.

## 5.1 VXI MFR Register:

This register displays the VXI-registered manufacturer's ID code. It always reads 0xFEEE, Highland Technology's VXI identification code.

## **5.2** VXI Type Register: Module Type

This register displays the module type. It normally reads a value of 22385 as decimal, 0x 5771, indicating this is a V385 module.

## 5.3 VXI STS Register: VXI Status Register

This register will display hex code 400C (VXI flags for PASSED and READY) when the module has completed its powerup self-tests and is operating normally.

## 5.4 ROMID Register: Firmware Version

The MC68332 microprocessor software version ID is read here, with a typical value of 22385 decimal (0x5771). Other code versions, having different functionality, may have different ID codes.

## 5.5 ROMREV Register: Firmware Revision

The revision letter of the firmware may be read at this location, as an ACII code character, typically 66 decimal (42 hex), corresponding to the letter 'B'.

## **5.6 SCAN Registers**

The scan register appears as a 16-bit binary counter which is incremented by the microprocessor just after all eight measured period values are refreshed into the VME-readable dual-port memory.

## 5.7 CMD Register: Module Command

Users may issue commands to the V385 by writing a command code into this register. Some commands may require additional parameters, conveyed through the CP0 and CP1 parameter registers.

The sequence is as follows:

- 1. Verify that the COMMAND register is clear.
- 2. Write parameters, if required.
- 3. Write a command code value (described below) to the command register.
- 4. Wait for the command register to clear, indicating that the command has been executed. ADC configuration commands will take up to 1.5 seconds to execute.

Commands are as follows:

COMMAN	ID CODE	FUNCTION		
hex decimal				
1	1	SYNC : synchronizes all ADCs		
2	2	Configure ADC 0 see section 5.6 for details		
3	3	Configure ADC 1		
4	4	Configure ADC 2		
5	5	Configure ADC 3		
6 6		Configure ADC 4		
COMMAN	ID CODE	FUNCTION		
hex decimal				
7	7	Configure ADC 5		
8	8	Configure ADC 6		
9	9	Configure ADC 7		
Α	10	Configure all ADCs		
F 15		REINIT : reinitializes the module		

## **5.8 INREQ Register**

When this register is set nonzero by the user, channel data updates are inhibited. (See Section 5.10)

## 5.9 INSTAT Register

Indicates status of data update inhibit. The contents of INREQ will be copied to INSTAT to indicate that channel update inhibits are in effect.

#### 5.10 Channel DATA Block

Each load cell channel has an associated data block in the module register space. Each block includes the following items:

- ACx a 16-bit counter that is incremented each time the ADC delivers fresh data.
- DHx high ADC data. The low 8 bits of this register are the MS 8 bits of ADC data; the high 8 bits of DHx are always zero.
- DLx low 16 bits of ADC data.
- NNx desired averaging size, 0-255 samples; user writable.
- VHx high averaged ADC data, format identical to DHx.

- VLx low averaged ADC data, format identical to DLx
- CHx ms 8 bits of current ADC configuration (in bits 7...0).
- CLx Is 16 bits of current ADC configuration.

## **5.11 Timing Considerations**

All eight ADCs are driven from a common 10 MHz clock, but each ADC runs independently and delivers a new data sample at a rate determined by its control setup. The microprocessor continuously scans all eight ADCs, looking for a DRDY data-ready flag. Whenever any such flag is seen, the  $\,\mu\text{P}$  reads the ADC data, copies that data into VME dual-port memory registers DHx and DLx, and and increments the associated counter ACx.

If the SYNC command is executed, all eight ADCs are pulsed on their common SYNC line, resetting the ADC internal logic and clearing all eight ACx counters. If the ADCs are set up identically, they will remain in sync and deliver data simultaneously thereafter.

To read an ADC, check to see if its ACx counter has incremented since the last readout. If it has, read the new DHx and DLx data. To avoid missing updates, each ADC should be checked more often than its selected update rate.

If ADC data is read at arbitrary times, it is possible (but not highly probable) that an AHx:ALx data pair may be read at the exact same time the  $\,\mu P$  updates the pair, resulting in incoherent (half old, half new) data.

A data locking mechanism is provided to ensure that 24-bit data is not skewed. Two registers are used: INREQ (inhibit request) and INSTAT (inhibit status). If the user sets INREQ nonzero, the V385 will set INSTAT to that same value and inhibit VME writes of all channel update counters, sampled data, and averaged data (that is, all AC, DH, DL, VH, and VL registers). Average-N math will continue normally if enabled, the overall module SCAN register will still roll, and commands may still be executed.

INREQ is checked regularly by the code. If no average-N operations are enabled, the worst-case delay from the user setting INREQ until INSTAT echoes could be as long as 100 microseconds. If any channel uses averaging, the worst-case delay will be extended, to almost 1 millisecond for the maximum N of 255.

INREQ is checked, and INSTAT echoed, immediately before each channel's data is posted to VME. If the user sets INREQ, it is guaranteed that the module will be 'hands off' all ADC update counters, data, and averaged data within a maximum of 5.8 microseconds. So users might elect to set INREQ, wait 6  $\mu$ sec, read all channel data, and then clear INREQ, without bothering to check INSTAT. Since the module's DS-to-DTACK bus response time is about 600 ns, ten dummy reads of any V385 register will guarantee at least 6  $\mu$ sec delay regardless of CPU speed.

Users may also avoid data word skew by reading each 24-bit data item twice for verification, and reread if the values differ.

## 5.12 Engineering Unit Scaling

ADC data is presented just as delivered by the ADC. The data in DHx and DLx is 24 bit offset binary; for the default setup (24 bit data, ADC gain programmed to 1, 10-volt excitation) the data is as follows:

INPUT VOLTAGE	DHx hex	DLx hex	<u>decimal</u>
+ 50 mV	00FF	FFFF	16,777,215
0	0800	0000	8,388,608
- 50 mV	0000	0000	0

If the excitation is switched to 5 volts, the full-scale input voltages scale to  $\pm 25$  mV. So, for a given load cell with a given load, switching the excitation from 10 volts to 5 volts will not change the reported ADC data. In other words, the full-scale ADC range is always 5 millivolts per volt of bridge excitation.

## **5.13 Data Averaging**

If the NNx variable of any channel is set to a value from 2 to 255, averaging will be enabled for that channel. When enabled, the average of the latest NN samples will be computed every time a fresh ADC sample is available. The averaged data is posted in the VHx:VLx locations just before the ACx counter is incremented. As in the case of the raw ADC data, read skew is possible and must be considered.

The averaged data is scaled identically to the DHx:DLx data.

At powerup time, all NNx registers are set to 15, corresponding to 0.25 second averaging at the default 60 Hz sample rate. If an NN value is set to 0 or 1, the reported average value will be set to be identical to the unfiltered ADC data.

#### 5.14 AD7710 Notes

The V385 uses eight Analog Devices type AD7710 delta-sigma analog-to-digital converters, each preceded by a Burr-Brown type INA129 preamplifier having a gain of 100. Each ADC reference voltage is derived from its remotely-sensed load cell excitation voltage, conditioned by an INA157 differential amplifier having a gain of 0.5. The result is that the ADC full-scale range is always 5 mV/V regardless of the excitation voltage selection.

At powerup time or following a REINIT command, all ADCs are loaded with command register value 208146 hex, which is as follows:

- Start self cal
- ADC channel 1, gain = 1 (full scale 5 mV/V)
- 24 bit data
- Output comp current off
- Burnout current off
- 59.91 Hz data rate/first notch.

After a delay of about 1.5 seconds, a SYNC command is issued to synchronize all ADCs and begin data acquisition.

Users may elect to reprogram one of more of the ADCs; refer to the ADC data sheet for details. To change the setup of any ADC, write the ADC setup code into the command parameter registers and execute the appropriate command code. The LS byte of CP0 holds the MS 8 bits of the ADC setup (the MD2.. PD bits) and CP1 holds the low 16 bits (WL..FS0).

#### Some notes:

- 1. Always recalibrate (set the ADC mode bits to 0, 0, 1) when changing ADC setups.
- 2. The V385 command processor will always wait 1.5 seconds after any ADC setup command to allow the ADCs to recalibrate, and will always perform a SYNC operation after this delay.
- It is possible to program the ADCs such as to hang them in states that are nonfunctional. A module REINIT command will restore the system to normal operation.
- 4. ADC recalibration does NOT eliminate any sensor bridge or ADC offsets, so users must provide their own strain gauge zeroing procedures.
- The CHx and CLx registers display the current contents of the channel 'x' ADC configuration registers, in the same format as the CP0:CP1 registers when used to configure.

A few example AD7710 command register setups, in hex, are as follows:

20

CP0	<u>CP1</u>	<u>CAL</u>	<u>GAIN</u>	<u>DATA</u>	RATE/NOTCH
0020	8146	yes	1	24b	59.91 < default setup
0024	8146	yes	2	24b	59.91
0030	8146	yes	16.	24b	59.91
0020	87A1	yes	1	24b	10.00

## 6. Versions

V385-1: 8-channel VME strain gauge/load cell module

## 7. Customization

Consult factory for information about additional custom versions.

# 8. Revision History

## 8.1 Hardware Revision History

Revision C August 2004

Revision B December 2003

Revision A March 2003 Initial Release

## 8.2 Firmware Revision History

Revision B June 2003

Fixes address decode bug

Revision A May 2003

Initial Release

## **APPENDIX: AD7710 Datasheet**



# Signal Conditioning ADC

AD7710\*

#### **FEATURES**

Charge Balancing ADC
24 Bits No Missing Codes
±0.0015% Nonlinearity
Two-Channel Programmable Gain Front End
Gains from 1 to 128
Differential Inputs
Low-Pass Filter with Programmable Filter Cu

Low-Pass Filter with Programmable Filter Cutoffs Ability to Read/Write Calibration Coefficients Bidirectional Microcontroller Serial Interface Internal/External Reference Option Single or Dual Supply Operation Low Power (25 mW typ) with Power-Down Mode (7 mW typ)

APPLICATIONS
Weigh Scales
Thermocouples
Process Control
Smart Transmitters
Chromatography

#### GENERAL DESCRIPTION

The AD7710 is a complete analog front end for low frequency measurement applications. The device accepts low level signals directly from a strain gage or transducer and outputs a serial digital word. It employs a sigma-delta conversion technique to realize up to 24 bits of no missing codes performance. The input signal is applied to a proprietary programmable gain front end based around an analog modulator. The modulator output is processed by an on-chip digital filter. The first notch of this digital filter can be programmed via the on-chip control register allowing adjustment of the filter cutoff and settling time.

The part features two differential analog inputs and a differential reference input. Normally, one of the channels will be used as the main channel with the second channel used as an auxiliary input to periodically measure a second voltage. It can be operated from a single supply (by tying the  $V_{SS}$  pin to AGND) provided that the input signals on the analog inputs are more positive than -30~mV. By taking the  $V_{SS}$  pin negative, the part can convert signals down to  $-V_{REF}$  on its inputs. The AD7710 thus performs all signal conditioning and conversion for a single or dual channel system.


The AD7710 is ideal for use in smart, microcontroller based systems. Input channel selection, gain settings and signal polarity can be configured in software using the bidirectional serial port. The AD7710 contains self-calibration, system calibration and background calibration options and also allows the user to read and write the on-chip calibration registers.

\*Protected by U.S. Patent No. 5,134,401.

#### REV. F

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

#### FUNCTIONAL BLOCK DIAGRAM



CMOS construction ensures low power dissipation and a software programmable power down mode reduces the standby power consumption to only 7 mW typical. The part is available in a 24-lead, 0.3 inch-wide, plastic and hermetic dual-in-line package (DIP) as well as a 24-lead small outline (SOIC) package.

#### PRODUCT HIGHLIGHTS

- The programmable gain front end allows the AD7710 to accept input signals directly from a strain gage or transducer, removing a considerable amount of signal conditioning.
- The AD7710 is ideal for microcontroller or DSP processor applications with an on-chip control register which allows control over filter cutoff, input gain, channel selection, signal polarity and calibration modes.
- The AD7710 allows the user to read and write the on-chip calibration registers. This means that the microcontroller has much greater control over the calibration procedure.
- 4. No missing codes ensures true, usable, 23-bit dynamic range coupled with excellent ±0.0015% accuracy. The effects of temperature drift are eliminated by on-chip self-calibration, which removes zero-scale and full-scale errors.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 1999

# AD7710—SPECIFICATIONS (AV<sub>00</sub> = +5 V $\pm$ 5%; DV<sub>10</sub> = +5 V $\pm$ 5%; V<sub>ss</sub> = 0 V or -5 V $\pm$ 5%; REF IN(+) = +2.5 V; REF IH(-) = AGND; MCLK IH = 10 MHz unless otherwise noted. All specifications T<sub>MIN</sub> to T<sub>MIX</sub> unless otherwise noted.)

Parameter	A, S Versions1	Units	Conditions/Comments
STATIC PERFORMANCE			
No Missing Codes	24	Bits min	Guaranteed by Design. For Filter Notches ≤ 60 Hz
-	22	Bits min	For Filter Notch = 100 Hz
	18	Bits min	For Filter Notch = 250 Hz
	15	Bits min	For Filter Notch = 500 Hz
	12	Bits min	For Filter Notch = 1 kHz
Output Noise	Tables I and II		Depends on Filter Cutoffs and Selected Gain
Integral Nonlinearity @ +25°C	±0.0015	% of FSR max	Filter Notches ≤ 60 Hz
T <sub>MIN</sub> to T <sub>MAX</sub>	±0.003	% of FSR max	Typically ± 0.0003%
Positive Full-Scale Error <sup>2, 3</sup>	See Note 4		Excluding Reference
Full-Scale Drift <sup>5</sup>	1	μW/°C typ	Excluding Reference. For Guins of 1, 2
	0.3	μW/°C typ	Excluding Reference. For Guins of 4, 8, 16, 32, 64, 128
Unipolar Offset Error <sup>2</sup>	See Note 4		
Unipolar Offset Drift <sup>5</sup>	0.5	μW/°C typ	For Guins of 1, 2
•	0.25	μW/°C typ	For Guins of 4, 8, 16, 32, 64, 128
Bipolar Zero Error <sup>2</sup>	See Note 4		
Bipolar Zero Drift <sup>5</sup>	0.5	μW/°C typ	For Guins of 1, 2
	0.25	µV/°C typ	For Guins of 4, 8, 16, 32, 64, 128
Guin Drift	2	ppm/°C typ	
Bipolar Negative Full-Scale Error² @ +25°C		% of FSR max	Excluding Reference
T <sub>MIN</sub> to T <sub>MAX</sub>	±0.006	% of FSR max	Typically ± 0.0006%
Bipolar Negative Full-Scale Drift <sup>5</sup>	1	μW/°C typ	Excluding Reference, For Guins of 1, 2
	0.3	μV/°C typ	Excluding Reference. For Guins of 4, 8, 16, 32, 64, 128
ANALOG INPUTS/REFERENCE INPUTS			
Input Common-Mode Rejection (CMR)	100	dB min	At DC and AV <sub>DD</sub> = 5 V
•	90	dB min	At DC and AV <sub>DD</sub> = 10 V
Common-Mode Voltage Range <sup>6</sup>	$V_{SS}$ to $AV_{DD}$	V min to V max	
Normal-Mode 50 Hz Rejection <sup>7</sup>	100	dB min	For Filter Notches of 10, 25, 50 Hz, ±0.02 × f <sub>NOTCH</sub>
Normal-Mode 60 Hz Rejection <sup>7</sup>	100	dB min	For Filter Notches of 10, 30, 60 Hz, ±0.02 × f <sub>NOTCH</sub>
Common-Mode 50 Hz Rejection?	150	dB min	For Filter Notches of 10, 25, 50 Hz, ±0.02 × f <sub>NOTCH</sub>
Common-Mode 60 Hz Rejection <sup>7</sup>	150	dB min	For Filter Notches of 10, 30, 60 Hz, ±0.02 × f <sub>NOTCH</sub>
DC Input Leakage Current <sup>7</sup> @ +25°C	10	pA max	
T <sub>MIN</sub> to T <sub>MAX</sub>	1	nA mux	
Sumpling Cupacitance <sup>7</sup>	20	pF mmx	
Analog Inputs <sup>8</sup>		,	
Input Voltage Range*			For Normal Operation, Depends on Guin Selected
	0 to +V <sub>per</sub> <sup>10</sup>	nom	Unipolar Input Range (B/U Bit of Control Register = 1)
	±Vpr	nom	Bipolar Input Range (B/U Bit of Control Register = 0)
Input Sumpling Rate, fs	See Tuble III		
Reference Inputs			
REF IN(+) - REF IN(-) Voltage <sup>11</sup>	+2.5 to +5	V min to V max	For Specified Performance, Part Is Functional with
			Lower V <sub>REF</sub> Voltages
Input Sumpling Rate, f <sub>5</sub>	f <sub>CLK 08</sub> /256		

#### NOTES

DEM E

<sup>&</sup>lt;sup>1</sup>Temperature ranges are as follows: A Version, -40°C to +85°C; S Version, -55°C to +125°C. See also Note 16.

<sup>&</sup>lt;sup>2</sup>Applies after calibration at the temperature of interest.

Positive full-scale error applies to both unipolar and bipolar input ranges.

These errors will be of the order of the output noise of the part as shown in Table I after system calibration. These errors will be 20 µV typical after self-calibration or background calibration.

Recalibration at any temperature or use of the buckground culibration mode will remove these drift errors.

<sup>&</sup>lt;sup>6</sup>This common-mode voltage range is allowed provided that the input voltage on AIN(+) and AIN(-) does not exceed AV <sub>DD</sub> + 30 mV and V<sub>SS</sub> = 30 mV.

These numbers are guaranteed by design and/or characterization.

The analog inputs present a very high impedance dynamic load which varies with clock frequency and input sample rate. The maximum recommended source resistance depends on the selected pair (see Tables IV and V).

resistance depends on the selected gain (see Tubles IV and V). The analog input voltage on the AIN1(-) and AIN2(-) inputs is given here with respect to the voltage on the AIN1(-) and AIN2(-) inputs. The absolute voltage on the analog inputs should not go more positive than AV<sub>DD</sub> + 30 mV or go more negative than V<sub>SS</sub> = 30 mV.

 $<sup>^{1</sup>D}V_{DTT} = REF IN(+) - REF IN(-)$ .

<sup>&</sup>lt;sup>13</sup>The reference input voltage range may be restricted by the input voltage range requirement on the V 2145 input.

Parameter	A, S Versions <sup>1</sup>	Units	Conditions/Comments
REFERENCE OUTPUT			
Output Voltage	2.5	V nom	
Initial Tolerance @ +25°C	±1	% max	
Drift	20	ppm/°C typ	
Output Noise	30	μV typ	pk-pk Noise 0.1 Hz to 10 Hz Bandwidth
Line Regulation (AV <sub>DD</sub> )	1	mV/V max	7
Load Regulation	1.5	mV/mA max	Maximum Load Current 1 mA
External Current	1	mA max	
V <sub>EDG</sub> INPUT <sup>12</sup>	-		
Input Voltage Range	$AV_{DD} = 0.85 \times V_{RMF}$		See V <sub>BIAS</sub> Input Section
anyar vorage range	or AV <sub>DD</sub> - 3.5	V max	Whichever Is Smaller: +5 V/-5 V or +10 V/0 V
	or no po		Nominal AV <sub>DD</sub> /V <sub>SS</sub>
	or AV <sub>DD</sub> = 2.1	V max	Whichever Is Smaller; +5 V/0 V Nominal AV <sub>DD</sub> /V <sub>SS</sub>
	$V_{SS} + 0.85 \times V_{REF}$	V IIIIIX	
		**:-	See V <sub>BIAS</sub> Input Section
	or V <sub>55</sub> + 3	V min	Whichever Is Greater; +5 V/-5 V or +10 V/0 V
	V + 2.1	37i-	Nominal AV DD/V35
Tr. Datastan	or V <sub>55</sub> + 2.1	V min	Whichever Is Greater; +5 V/0 V Nominal AV <sub>DD</sub> /V <sub>SS</sub>
V <sub>HAS</sub> Rejection	65 to 85	dB typ	Increasing with Guin
LOGIC INPUTS			
Input Current	±10	µA max	
All Inputs Except MCLK IN			
Viola Input Low Voltage	0.8	V max	
V <sub>DOE</sub> , Input High Voltage	2.0	V min	
MCLK IN Only			
V <sub>DG</sub> , Input Low Voltage	0.8	V max	
V <sub>INH</sub> , Input High Voltage	3.5	V min	
LOGIC OUTPUTS			
Vol., Output Low Voltage	0.4	V max	I <sub>spec</sub> = 1.6 mA
Von, Output High Voltage	DV <sub>DD</sub> - 1	V min	I <sub>SOURCE</sub> = 100 μA
Floating State Leakage Current	±10	µA max	- COURT - COURT
Floating State Output Capacitance <sup>13</sup>	9	pF typ	
TRANSDUCER BURNOUT		F- 7F	
Current	4.5	µA nom	
Initial Tolerance @ +25°C	±10	% typ	
Drift	0.1		
	0.1	%/°C typ	
COMPENSATION CURRENT			
Output Current	20	μAnom	
Initial Tolerance @ +25°C	±4	µA max	
Drift	35	ppm/°C typ	l
Line Regulation (AV <sub>DD</sub> )	20	nA/V max	$AV_{DD} = +5 \text{ V}$
Load Regulation	20	nA/V max	
Output Compliance	AV <sub>DD</sub> - 2	V max	
SYSTEM CALIBRATION			
Positive Full-Scale Calibration Limit*	$(1.05 \times V_{REF})/GAIN$	V max	GAIN Is the Selected PGA Guin (Between 1 and 128)
Negative Full-Scale Calibration Limit*	$-(1.05 \times V_{REF})/GAIN$	V max	GAIN Is the Selected PGA Guin (Between 1 and 128)
Offset Calibration Limits 15	-(1.05 × V <sub>REF</sub> )/GAIN	V max	GAIN Is the Selected PGA Guin (Between 1 and 128)
Input Span <sup>15</sup>	$0.8 \times V_{REP}/GAIN$	V min	GAIN Is the Selected PGA Guin (Between 1 and 128)
	$(2.1 \times V_{REF})/GAIN$	V max	GAIN Is the Selected PGA Guin (Between 1 and 128)
Morres			(2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

REV. F -3-

NOTES  $^{15}$ The AD7710 is tested with the following  $V_{SDS}$  voltages. With  $AV_{DO}$  = +5 V and  $V_{SS}$  = 0 V,  $V_{SDS}$  = +2.5 V; with  $AV_{DO}$  = +10 V and  $V_{SS}$  = 0 V,  $V_{SDS}$  = +5 V and with  $AV_{DO} = +5 \text{ V}$  and  $V_{SS} = -5 \text{ V}$ ,  $V_{SIAS} = 0 \text{ V}$ .

Guaranteed by design, not production tested.

<sup>14</sup>After calibration, if the analog input exceeds positive full scale, the converter will output all is. If the analog input is less than negative full scale then the device will

output all 0s.

15 These calibration limits applies to both the unipolar zero point and the bipolar zero point.

## AD7710-SPECIFICATIONS

Parameter	A, S Versions	Units	Conditions/Comments
POWER REQUIREMENTS			
Power Supply Voltages			
AV <sub>DD</sub> Voltage <sup>16</sup>	+5 to +10	V nom	±5% for Specified Performance
DV <sub>DD</sub> Voltage <sup>17</sup>	+5	V nom	±5% for Specified Performance
AV <sub>DD</sub> -V <sub>SS</sub> Voltage	+10.5	V max	For Specified Performance
Power Supply Currents			
AV <sub>DD</sub> Current	4	mA max	
DV <sub>DD</sub> Current	4.5	mA max	
V <sub>55</sub> Current	1.5	mA max	$V_{SS} = -5 \text{ V}$
Power Supply Rejection 18			Rejection w.r.t. AGND; Assumes V FIAS Is Fixed
Positive Supply (AVDD & DVDD)	See Note 19	dB typ	, , , , , , , , , , , , , , , , , , , ,
Negative Supply (V <sub>55</sub> )	90	dB typ	
Power Dissipation			
Normal Mode	45	mW max	$AV_{DD} = DV_{DD} = +5 \text{ V}, V_{SS} = 0 \text{ V}; \text{Typically 25 mW}$
	52.5	mW max	$AV_{DD} = DV_{DD} = +5 \text{ V}, V_{SS} = -5 \text{ V}; \text{Typically 30 mW}$
Standby (Power-Down) Mode	15	mW max	AVDD = DVDD = +5 V, Vss = 0 V or -5 V; Typically 7 mW

#### NOTES

<sup>\*\*</sup>PSRR depends on gain: Gain of 1: 70 dB typ; Gain of 2: 75 dB typ; Gain of 4: 80 dB typ; Gains of 8 to 128: 85 dB typ. These numbers can be improved ( to 95 dB typ) by deriving the V<sub>SBS</sub> voltage (via Zener diode or reference) from the AV<sub>DD</sub> supply.
Specifications subject to change without nodes.

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7710 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## ORDERING GUIDE

Model¹	Temperature Range	Package Options <sup>2</sup>		
AD7710AN AD7710AR AD7710AQ	-40°C to +85°C -40°C to +85°C -40°C to +85°C	N-24 R-24 Q-24		
AD7710SQ EVAL-AD7710EB	-55°C to +125°C Evaluation Board	Q-24		

#### NOTES

-4- REV. F

<sup>&</sup>lt;sup>15</sup>The AD7710 is specified with a 10 MHz clock for AV <sub>10</sub> voltages of +5 V ±5%. It is specified with an 8 MHz clock for AV <sub>10</sub> voltages greater than 5.25 V and less than 10.5 V.

 $<sup>^{17}</sup>$ The  $\pm5\%$  tolerance on the DV  $_{DD}$  input is allowed provided that DV  $_{DD}$  does not exceed AV  $_{DD}$  by more than 0.3 V.

<sup>&</sup>lt;sup>16</sup>Measured at do and applies in the selected passband. PSRR at 50 Hz will exceed 120 dB with filter notches of 10 Hz, 25 Hz or 50 Hz. PSRR at 60 Hz will exceed 120 dB with filter notches of 10 Hz, 30 Hz or 60 Hz.

<sup>&</sup>lt;sup>1</sup>To order MIL-STD-883B, Class B processed parts, add #883B to par number.

Contact our local sales office for military data sheet and availability.

<sup>&</sup>lt;sup>2</sup>N = Plustic DIP; Q = Cerdip; R = SO1Ć.

# $\begin{tabular}{ll} \textbf{TIMING CHARACTERISTICS}^{1, 2} & (DV_{DP} = +5 \text{ V} \pm 5\%; AV_{DO} = +5 \text{ V} \text{ or } +10 \text{ V}^{9} \pm 5\%; V_{SS} = 0 \text{ V} \text{ or } -5 \text{ V} \pm 10\%; AGND = DGND = 100\%; AGND = 1$

Parameter	Limit at T <sub>MIN</sub> , T <sub>MAX</sub> (A, S Versions)	Units	Conditions/Comments
fclkin <sup>4, 5</sup>			Master Clock Frequency: Crystal Oscillator or Externally
- Laboratoria	400	kHz min	Supplied for Specified Performance
	10	MHz max	AV <sub>DD</sub> = +5 V ± 5%
	8	MHz max	$AV_{DD} = +5.25 \text{ V to } +10.5 \text{ V}$
tclk in 10	$0.4 \times t_{CLR IN}$	ns min	Master Clock Input Low Time. tclk in = 1/fclk in
tclk in hi	$0.4 \times t_{CLKIN}$	ns min	Master Clock Input High Time
t <sub>r</sub> <sup>6</sup>	50	ns max	Digital Output Rise Time. Typically 20 ns
t <sub>i</sub> <sup>a</sup>	50	ns max	Digital Output Fall Time. Typically 20 ns
t <sub>1</sub>	1000	ns min	SYNC Pulsewidth
Self-Clocking Mode			
t <sub>2</sub>	0	ns min	DRDY to RFS Setup Time
t <sub>3</sub>	0	ns min	DRDY to RFS Hold Time
t <sub>4</sub>	2×tclkin	ns min	A0 to RFS Setup Time
te	0	ns min	At to RFS Hold Time
t,	4×t <sub>CLK IN</sub> + 20	ns max	RFS Low to SCLK Falling Edge
t <sub>ā</sub> t <sub>T</sub> <sup>⊤</sup>	$4 \times t_{CLKIN} + 20$	ns max	Data Access Time (RFS Low to Data Valid)
t <sub>a</sub> <sup>T</sup>	tclk in/2	ns min	SCLK Falling Edge to Data Valid Delay
	t <sub>CLK IN</sub> /2 + 30	ns max	
t <sub>a</sub>	tclk in/2	ns nom	SCLK High Pulsewidth
t <sub>10</sub>	$3 \times t_{GLKDV}/2$	ns nom	SCLK Low Pulsewidth
t <sub>14</sub>	50	ns min	A0 to TFS Setup Time
t <sub>15</sub>	0	ns min	At to TFS Hold Time
tie	4×t <sub>CLK IN</sub> + 20	ns max	TFS to SCLK Falling Edge Delay Time
t <sub>17</sub>	$4 \times t_{CLKIN}$	ns min	TFS to SCLK Falling Edge Hold Time
t <sub>ia</sub>	0	ns min	Data Valid to SCLK Setup Time
tis	10	ns min	Data Valid to SCLK Hold Time

REV. F -5-

Parameter	Limit at T <sub>MIN</sub> , T <sub>MAX</sub> (A, S Versions)	Units	Conditions/Comments
External Clocking Mode			
fsclk	fclk in/5	MHz max	Serial Clock Input Frequency
t <sub>20</sub>	0	ns min	DRDY to RFS Setup Time
t <sub>21</sub>	0	ns min	DRDY to RFS Hold Time
t <sub>22</sub>	$2 \times t_{CLK,IN}$	ns min	A0 to RFS Setup Time
t <sub>23</sub>	0	ns min	A0 to RFS Hold Time
t <sub>24</sub> <sup>T</sup>	4×t <sub>CLK IN</sub>	ns max	Data Access Time (RFS Low to Data Valid)
t <sub>25</sub> <sup>T</sup>	10	ns min	SCLK Falling Edge to Data Valid Delay
	2×t <sub>CLK IN</sub> + 20	ns max	
t <sub>26</sub>	$2 \times t_{CLKIN}$	ns min	SCLK High Pulsewidth
t <sub>27</sub>	$2 \times t_{CLK,IN}$	ns min	SCLK Low Pulsewidth
t <sub>28</sub>	t <sub>CLKIN</sub> + 10	ns max	SCLK Falling Edge to DRDY High
t <sub>29</sub> *	10	ns min	SCLK to Data Valid Hold Time
	tclkin + 10	ns max	
t <sub>30</sub>	10	ns min	RFS/TFS to SCLK Falling Edge Hold Time
t <sub>31</sub> 8	$5 \times t_{CLK,D}/2 + 50$	ns max	RFS to Data Valid Hold Time
t <sub>32</sub>	0	ns min	A0 to TFS Setup Time
t <sub>33</sub>	0	ns min	A0 to TFS Hold Time
t <sub>34</sub>	4×t <sub>CLK IN</sub>	ns min	SCLK Falling Edge to TFS Hold Time
t <sub>35</sub>	2×t <sub>CLK IN</sub> - SCLK High	ns min	Data Valid to SCLK Setup Time
t <sub>36</sub>	30	ns min	Data Valid to SCLK Hold Time

#### NOTES

Specifications subject to change without notice.





Figure 1. Load Circuit for Access Time and Bus Relinquish Time

#### PIN CONFIGURATION DIP AND SOIC



-6- REV. F

Guaranteed by design, not production tested. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V. Ree Figures 10 to 13.

The AD7710 is specified with a 10 MHz clock for AV<sub>DD</sub> voltages of +5 V ± 5%. It is specified with an 8 MHz clock for AV<sub>DD</sub> voltages greater than 5.25 V and less than 10.5 V.

<sup>&</sup>lt;sup>4</sup>CLK IN duty cycle range is 45% to 55%. CLK IN must be supplied whenever the AD7710 is not in STANDBY mode. If no clock is present in this case, the device can draw higher current than specified and possibly become uncalibrated.

The AD7710 is production tested with f<sub>CLK,DS</sub> at 10 MHz (8 MHz for AV<sub>DD</sub> > +5.25 V). It is guaranteed by characterization to operate at 400 kHz.

Specified using 10% and 90% points on waveform of interest.

These numbers are measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 2.4 V.

These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the direction of Figure 1. The measured number is then extrapolated back to remove effects of charging or discharging the 100 pF capacitor. This means that the times quoted in the timing characteristics are the true bus relinquish times of the part and, as such, are independent of external bus loading capacitances.

#### PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Function
1	SCLK	Serial Clock. Logic Input/Output depending on the status of the MODE pin. When MODE is high, the device is in its self-clocking mode and the SCLK pin provides a serial clock output. This SCLK becomes active when RFS or TFS goes low and it goes high impedance when either RFS or TFS returns high or when the device has completed transmission of an output word. When MODE is low, the device is in its external clocking mode and the SCLK pin acts as an input. This input serial clock can be a continuous clock with all data transmitted in a continuous train of pulses. Alternatively, it can be a noncontinuous clock with the information being transmitted to the AD7710 in smaller batches of data.
2	MCLK IN	Master Clock signal for the device. This can be provided in the form of a crystal or external clock. A crystal can be tied across the MCLK IN and MCLK OUT pins. Alternatively, the MCLK IN pin can be driven with a CMOS compatible clock and MCLK OUT left unconnected. The clock input frequency is nominally 10 MHz.
3	MCLK OUT	When the master clock for the device is a crystal, the crystal is connected between MCLK IN and MCLK OUT.
4	Ao	Address Input. With this input low, reading and writing to the device is to the control register. With this input high, access is to either the data register or the calibration registers.
5	SYNC	$Logic\ Input\ which\ allows\ for\ synchronization\ of\ the\ digital\ filters\ when\ using\ a\ number\ of\ AD7710s.\ It\ resets\ the\ nodes\ of\ the\ digital\ filter.$
6	MODE	Logic Input. When this pin is high, the device is in its self-clocking mode; with this pin low, the device is in its external clocking mode.
7	AIN1(+)	Analog Input Channel 1. Positive input of the programmable gain differential analog input. The AIN1(+) input is connected to an output current source which can be used to check that an external transducer has burned out or gone open circuit. This output current source can be turned on/off via the control register.
8	AIN1(-)	Analog Input Channel 1. Negative input of the programmable gain differential analog input.
9	AIN2(+)	Analog Input Channel 2. Positive input of the programmable gain differential analog input.
10	AIN2(-)	Analog Input Channel 2. Negative input of the programmable gain differential analog input.
11	V <sub>SS</sub>	Analog Negative Supply, 0 V to $-5$ V. Tied to AGND for single supply operation. The input voltage on AIN1 or AIN2 should not go $\geq$ 30 mV negative w.r.t. $V_{SS}$ for correct operation of the device.
12	AV <sub>DD</sub>	Analog Positive Supply Voltage, +5 V to +10 V.
13	VBIAS	Input Bias Voltage. This input voltage should be set such that $V_{BIAS} + 0.85 \times V_{REF} < AV_{DD}$ and $V_{BIAS} - 0.85 \times V_{REF} > V_{SS}$ where $V_{REF}$ is REF IN(+) – REF IN(-). Ideally, this should be tied halfway between $AV_{DD}$ , and $V_{SS}$ . Thus with $AV_{DD} = +5$ V and $V_{SS} = 0$ V, it can be tied to REF OUT; with $AV_{DD} = +5$ V and $V_{SS} = -5$ V, it can be tied to AGND while with $AV_{DD} = +10$ V, it can be tied to +5 V.
14	REF IN(-)	Reference Input. The REF IN(-) can lie anywhere between $AV_{DD}$ and $V_{SS}$ provided REF IN(+) is greater than REF IN(-).
15	REF IN(+)	Reference Input. The reference input is differential providing that REF IN(+) is greater than REF IN(-). REF IN(+) can lie anywhere between $AV_{DD}$ and $V_{SS}$ .
16	REFOUT	Reference Output. The internal +2.5 V reference is provided at this pin. This is a single ended output which is referred to AGND. It is a buffered output which is capable of providing 1 mA to an external load.
17	Iour	Compensation Current Output. A $20~\mu\text{A}$ constant current is provided at this pin. This current can be used in association with an external thermistor to provide cold junction compensation in thermocouple applications. This current can be turned on or off via the control register.
18	AGND	Ground reference point for analog circuitry.

REV. F -7-

Pin	Mnemonic	Function
19	TFS	Transmit Frame Synchronization. Active low logic input used to write serial data to the device with serial data expected after the falling edge of this pulse. In the self-clocking mode, the serial clock becomes active after TFS goes low. In the external clocking mode, TFS must go low before the first bit of the data word is written to the part.
20	RFS	Receive Frame Synchronization. Active low logic input used to access serial data from the device. In the self-clocking mode, the SCLK and SDATA lines both become active after RFS goes low. In the external clocking mode, the SDATA line becomes active after RFS goes low.
21	DRDY	Logic Output. A falling edge indicates that a new output word is available for transmission. The DRDY pin will return high upon completion of transmission of a full output word. DRDY is also used to indicate when the AD7710 has completed its on-chip calibration sequence.
22	SDATA	Serial Data. Input/Output with serial data being written to either the control register or the calibration registers and serial data being accessed from the control register, calibration registers or the data register.  During an output data read operation, serial data becomes active after RFS goes low (provided DRDY is low).  During a write operation, valid serial data is expected on the rising edges of SCLK when TFS is low. The output data coding is natural binary for unipolar inputs and offset binary for bipolar inputs.
23	$DV_{DD}$	Digital Supply Voltage, +5 V. DV <sub>DD</sub> should not exceed AV <sub>DD</sub> by more than 0.3 V in normal operation.
24	DGND	Ground reference point for digital circuitry.

#### TERMINOLOGY

#### INTEGRAL NONLINEARITY

This is the maximum deviation of any code from a straight line passing through the endpoints of the transfer function. The endpoints of the transfer function are zero scale (not to be confused with bipolar zero), a point 0.5 LSB below the first code transition (000 . . . 000 to 000 . . . 001) and full scale, a point 0.5 LSB above the last code transition (111 . . . 110 to 111 . . . 111). The error is expressed as a percentage of full scale.

#### POSITIVE FULL-SCALE ERROR

Positive Full-Scale Error is the deviation of the last code transition (111...110 to 111...111) from the ideal AIN(+) voltage (AIN(-) + V<sub>REF</sub>/GAIN - 3/2 LSBs). It applies to both unipolar and bipolar analog input ranges.

#### UNIPOLAR OFFSET ERROR

Unipolar Offset Error is the deviation of the first code transition from the ideal AIN(+) voltage (AIN(-) + 0.5 LSB) when operating in the unipolar mode.

#### BIPOLAR ZERO ERROR

This is the deviation of the midscale transition (0111 . . . 111 to 1000 . . . 000) from the ideal AIN(+) voltage (AIN(-) -0.5 LSB) when operating in the bipolar mode.

#### BIPOLAR NEGATIVE FULL-SCALE ERROR

This is the deviation of the first code transition from the ideal AIN(+) voltage (AIN(-) - V<sub>REF</sub>/GAIN + 0.5 LSB) when operating in the bipolar mode.

#### POSITIVE FULL-SCALE OVERRANGE

Positive Full-Scale Overrange is the amount of overhead available to handle input voltages on AIN(+) input greater than AIN(-) +Vggp/GAIN (for example, noise peaks or excess voltages due to system gain errors in system calibration routines) without introducing errors due to overloading the analog modulator or to overflowing the digital filter.

#### NEGATIVE FULL-SCALE OVERRANGE

This is the amount of overhead available to handle voltages on AIN(+) below AIN(-) – $V_{REF}/GAIN$  without overloading the analog modulator or overflowing the digital filter. Note that the analog input will accept negative voltage peaks even in the unipolar mode provided that AIN(+) is greater than AIN(-) and greater than  $V_{SS}$  – 30 mV.

#### OFFSET CALIBRATION RANGE

In the system calibration modes, the AD7710 calibrates its offset with respect to the analog input. The Offset Calibration Range specification defines the range of voltages that the AD7710 can accept and still calibrate offset accurately.

#### FULL-SCALE CALIBRATION RANGE

This is the range of voltages that the AD7710 can accept in the system calibration mode and still calibrate full scale correctly.

#### INPUT SPAN

In system calibration schemes, two voltages applied in sequence to the AD7710's analog input define the analog input range. The input span specification defines the minimum and maximum input voltages from zero to full scale that the AD7710 can accept and still calibrate gain accurately.

#### CONTROL REGISTER (24 BITS)

A write to the device with the A0 input low writes data to the control register. A read to the device with the A0 input low accesses the contents of the control register. The control register is 24 bits wide and when writing to the register 24 bits of data must be written otherwise the data will not be loaded to the control register. In other words, it is not possible to write just the first 12 bits of data into the control register. If more than 24 clock pulses are provided before TFS returns high, then all clock pulses after the 24th clock pulse are ignored. Similarly, a read operation from the control register should access 24 bits of data.

#### MSB

MD2	MD1	MDo	G2	G1	G0	CH	PD	WL	Ю	ВО	B/U
FS11	FS10	FS9	FS8	FS7	FS6	FS5	FS4	FS3	FS2	FS1	FS0

LSB

Ope	erating M	lode	
MD2	MD1	MD <sub>0</sub>	Operating Mode
0	0	0	Normal Mode. This is the normal mode of operation of the device whereby a read to the device with A0 high accesses data from the data register. This is the default condition of these bits after the internal power on reset.
0	0	1	Activate Self-Calibration. This activates self-calibration on the channel selected by CH. This is a one-step calibration sequence, and when complete, the part returns to normal mode (with MD2, MD1, MD0 of the control register returning to 0, 0, 0). The $\overline{DRDY}$ output indicates when this self-calibration is complete. For this calibration type, the zero-scale calibration is done internally on shorted (zeroed) inputs and the full-scale calibration is done internally on $V_{REF}$ .
0	1	0	Activate System Calibration. This activates system calibration on the channel selected by CH. This is a two-step calibration sequence, with the zero-scale calibration done first on the selected input channel and DRDY indicating when this zero-scale calibration is complete. The part returns to normal mode at the end of this first step in the two-step sequence.
0	1	1	Activate System Calibration. This is the second step of the system calibration sequence with full-scale calibration being performed on the selected input channel. Once again, DRDY indicates when the full-scale calibration is complete. When this calibration is complete, the part returns to normal mode.
1	0	0	Activate System Offset Calibration. This activates system offset calibration on the channel selected by CH. This is a one-step calibration sequence and, when complete, the part returns to normal mode with DRDY indicating when this system offset calibration is complete. For this calibration type, the zero-scale calibration is done on the selected input channel and the full-scale calibration is done internally on V <sub>REF</sub> .
1	0	1	Activate Background Calibration. This activates background calibration on the channel selected by CH. If the background calibration mode is on, then the AD7710 provides continuous self-calibration of the reference and shorted (zeroed) inputs. This calibration takes place as part of the conversion sequence, extending the conversion time and reducing the word rate by a factor of six. Its major advantage is that the user does not have to worry about recalibrating the device when there is a change in the ambient temperature. In this mode, the shorted (zeroed) inputs and V <sub>REP</sub> , as well as the analog input voltage, are continuously monitored and the calibration registers of the device are automatically updated.
1	1	0	Read/Write Zero-Scale Calibration Coefficients. A read to the device with A0 high accesses the contents of the zero-scale calibration coefficients of the channel selected by CH. A write to the device with A0 high writes data to the zero-scale calibration coefficients of the channel selected by CH. The word length for reading and writing these coefficients is 24 bits, regardless of the status of the WL bit of the control register. Therefore, when writing to the calibration register 24 bits of data must be written, otherwise the new data will not be transferred to the calibration register.
1	1	1	Read/Write Full-Scale Calibration Coefficients. A read to the device with A0 high accesses the contents of the full-scale calibration coefficients of the channel selected by CH. A write to the device with A0 high writes data to the full-scale calibration coefficients of the channel selected by CH. The word length for reading and writing these coefficients is 24 bits, regardless of the status of the WL bit of the control register. Therefore, when writing to the calibration register 24 bits of data must be written, otherwise the new data will not be transferred to the calibration register.

REV. F -9-

DCA CAIN

	PGA GA	IIN							
	G2	G1	G0	Gain					
	0	0	0	1	(Default Condition After the Internal Power-On Reset)				
	0	0	1	2					
	0	1	0	4					
	0	1	1	8					
	1	0	0	16					
	1	0	1	32					
	1	1	0	64					
	1	1	1	128					
	Channel	Selectio	n						
	CH	Ch:	annel						
	0	AIN	V1		(Default Condition After the Internal Power-On Reset)				
	1	AIN	V2						
	Power-I	Oown							
	PD								
	0	Nor	rmal Opera	ation	(Default Condition After the Internal Power-On Reset)				
	1	Pov	ver-Down						
	Word Le	ngth							
	WL	Out	tput Word	Length					
	0	16-	Bit		(Default Condition After Internal Power-On Reset)				
	1	24-	Bit						
	Output (	Compens	sation Cui	rent					
	IO								
	0	Off			(Default Condition After Internal Power-On Reset)				
	1	On							
Burn-Out Current BO									
	0	Off			(Default Condition After Internal Power-On Reset)				
	1	On							
	Bipolar/ B/U	Unipolar	Selection	(Both I	nputs)				
	0	Bip	olar		(Default Condition After Internal Power-On Reset)				
	-	2.46			( and the second				

1 Unipolar Filter Selection (FS11-FS0)

The on-chip digital filter provides a  $Sinc^3$  (or  $(Sinx/x)^3$ ) filter response. The 12 bits of data programmed into these bits determine the filter cutoff frequency, the position of the first notch of the filter and the data rate for the part. In association with the gain selection, it also determines the output noise (and hence the effective resolution) of the device.

The first notch of the filter occurs at a frequency determined by the relationship: filter first notch frequency =  $(f_{CLK,DS}/512)/code$  where code is the decimal equivalent of the code in bits FS0 to FS11 and is in the range 19 to 2,000. With the nominal  $f_{CLK,DS}$  of 10 MHz, this results in a first notch frequency range from 9.76 Hz to 1.028 kHz. To ensure correct operation of the AD7710, the value of the code loaded to these bits must be within this range. Failure to do this will result in unspecified operation of the device.

Changing the filter notch frequency, as well as the selected gain, impacts resolution. Tables I and II and Figure 2 show the effect of the filter notch frequency and gain on the effective resolution of the AD7710. The output data rate (or effective conversion time) for the device is equal to the frequency selected for the first notch of the filter. For example, if the first notch of the filter is selected at 50 Hz, then a new word is available at a 50 Hz rate or every 20 ms. If the first notch is at 1 kHz, a new word is available every 1 ms.

The settling time of the filter to a full-scale step input change is worst case  $4 \times 1/(\text{output data rate})$ . This settling time is to 100% of the final value. For example, with the first filter notch at 50 Hz, the settling time of the filter to a full-scale step input change is 80 ms max. If the first notch is at 1 kHz, the settling time of the filter to a full-scale input step is 4 ms max. This settling time can be reduced to  $3 \times 1/(\text{output data rate})$  by synchronizing the step input change to a reset of the digital filter. In other words, if the step input takes place with  $\overline{\text{SYNC}}$  low, the settling time will be  $3 \times 1/(\text{output data rate})$ . If a change of channels takes place, the settling time is  $3 \times 1/(\text{output data rate})$  regardless of the  $\overline{\text{SYNC}}$  input.

The -3 dB frequency is determined by the programmed first notch frequency according to the relationship: filter -3 dB frequency =  $0.262 \times$  first notch frequency.

-10- REV. F

Tables I and II show the output rms noise for some typical notch and -3 dB frequencies. The numbers given are for the bipolar input ranges with a  $V_{REF}$  of +2.5 V. These numbers are typical and are generated with an analog input voltage of 0 V. The output noise from the part comes from two sources. First, there is the electrical noise in the semiconductor devices used in the implementation of the modulator (device noise). Secondly, when the analog input signal is converted into the digital domain, quantization noise is added. The device noise is at a low level and is largely independent of frequency. The quantization noise starts at an even lower level but rises rapidly with increasing frequency to become the dominant noise source. Consequently, lower filter notch settings (below 60 Hz approximately) tend to be device noise dominated while higher notch settings are dominated by quantization noise. Changing the filter notch and cutoff frequency in the quantization noise dominated region results in a more dramatic improvement in noise performance than it does in the device noise dominated region as shown in Table I. Furthermore, quantization noise is added after the PGA, so effective resolution is independent of gain for the higher filter notch frequencies. Meanwhile, device noise is added in the PGA and, therefore, effective resolution suffers a little at high gains for lower notch frequencies.

At the lower filter notch settings (below 60 Hz), the no missing codes performance of the device is at the 24-bit level. At the higher settings, more codes will be missed until at 1 kHz notch setting, no missing codes performance is only guaranteed to the 12-bit level. However, since the effective resolution of the part is 10.5 bits for this filter notch setting, this no missing codes performance should be more than adequate for all applications.

The effective resolution of the device is defined as the ratio of the output rms noise to the input full scale. This does not remain constant with increasing gain or with increasing bandwidth. Table II shows the same table as Table I except that the output is now expressed in terms of effective resolution (the magnitude of the rms noise with respect to  $2 \times V_{REP}$ GAIN, i.e., the input full scale). It is possible to do post filtering on the device to improve the output data rate for a given -3 dB frequency and also to further reduce the output noise (see Digital Filtering section).

First Notch of		Typical Output RMS Noise (μV)							
Filter & O/P	-3 dB	Gain of	Gain of	Gain of	Gain of	Gain of	Gain of	Gain of	Gain of
Data Rate <sup>1</sup>	Frequency	1	2	4	8	16	32	64	128
10 Hz <sup>2</sup>	2.62 Hz	1.0	0.78	0.48	0.33	0.25	0.25	0.25	0.25
25 Hz <sup>2</sup>	6.55 Hz	1.8	1.1	0.63	0.5	0.44	0.41	0.38	0.38
30 Hz <sup>2</sup>	7.86 Hz	2.5	1.31	0.84	0.57	0.46	0.43	0.4	0.4
50 Hz <sup>2</sup>	13.1 Hz	4.33	2.06	1.2	0.64	0.54	0.46	0.46	0.46
60 Hz <sup>2</sup>	15.72 Hz	5.28	2.36	1.33	0.87	0.63	0.62	0.6	0.56
100 Hz <sup>3</sup>	26.2 Hz	13	6.4	3.7	1.8	1.1	0.9	0.65	0.65
250 Hz <sup>3</sup>	65.5 Hz	130	75	25	12	7.5	4	2.7	1.7
500 Hz <sup>3</sup>	131 Hz	0.6 × 10 <sup>3</sup>	0.26 × 10 <sup>3</sup>	140	70	35	25	15	8
1 kHz <sup>3</sup>	262 Hz	3.1 × 10 <sup>3</sup>	1.6 × 10 <sup>3</sup>	0.7 × 10 <sup>3</sup>	0.29 × 10 <sup>3</sup>	180	120	70	40

Table L. Output Noise vs. Gain and First Notch Frequency

Table II. Effective Resolution vs. Gain and First Notch Frequency

First Notch of		Effective Resolution <sup>1</sup> (Bits)								
Filter & O/P Data Rate	-3 dB Frequency	Gain of 1	Gain of 2	Gain of 4	Gain of 8	Gain of 16	Gain of 32	Gain of 64	Gain of 128	
10 Hz	2.62 Hz	22.5	21.5	21.5	21	20.5	19.5	18.5	17.5	
25 Hz	6.55 Hz	21.5	21	21	20	19.5	18.5	17.5	16.5	
30 Hz	7.86 Hz	21	21	20.5	20	19.5	18.5	17.5	16.5	
50 Hz	13.1 Hz	20	20	20	19.5	19	18.5	17.5	16.5	
60 Hz	15.72 Hz	20	20	20	19.5	19	18	17	16	
100 Hz	26.2 Hz	18.5	18.5	18.5	18.5	18	17.5	17	16	
250 Hz	65.5 Hz	15	15	15.5	15.5	15.5	15.5	15	14.5	
500 Hz	131 Hz	13	13	13	13	13	12.5	12.5	12.5	
l kHz	262 Hz	10.5	10.5	11	11	11	10.5	10	10	

NOTE

REV. F -11-

MOTES

<sup>&</sup>lt;sup>1</sup>The default condition (after the internal power-on reset) for the first notch of filter is 60 Hz.

<sup>&</sup>lt;sup>2</sup>For these filter notch frequencies, the output rms noise is primarily dominated by device noise and as a result is independent of the value of the reference voltage.

Therefore, increasing the reference voltage will give an increase in the effective resolution of the device (i.e., the ratio of the rms noise to the input full scale is increased since the output rms noise remains constant as the input full scale increases).

For these filter notch frequencies, the output rms noise is dominated by quantization noise and as a result is proportional to the value of the reference voltage.

Effective resolution is defined as the magnitude of the output rms noise with respect to the input full scale (i.e.,  $2 \times V_{gap}/GAIN$ ). The above table applies for a  $V_{gap}$  of +2.5 V and resolution numbers are rounded to the nearest 0.5 LSB.

Figure 2 gives similar information to that outlined in Table I. In this plot, the output rms noise is shown for the full range of available cutoffs frequencies rather than for some typical cutoff frequencies as in Tables I and II. The numbers given in these plots are typical values at 25°C.




Figure 2a. Plot of Output Noise vs. Gain and Notch Frequency (Gains of 1 to 8)

#### CIRCUIT DESCRIPTION

The AD7710 is a sigma-delta A/D converter with on-chip digital filtering, intended for the measurement of wide dynamic range, low frequency signals such as those in weigh scale, industrial control or process control applications. It contains a sigma-delta (or charge balancing) ADC, a calibration microcontroller with on-chip static RAM, a clock oscillator, a digital filter and a bi-directional serial communications port.

The part contains two programmable gain differential analog input channels. The gain range is from 1 to 128 allowing the part to accept unipolar signals of between 0 mV to +20 mV and 0 V to +2.5 V or bipolar signals in the range from ±20 mV to ±2.5 V when the reference input voltage equals +2.5 V. The input signal to the selected analog input channel is continuously sampled at a rate determined by the frequency of the master clock, MCLK IN, and the selected gain (see Table III). A charge-balancing A/D converter (Sigma-Delta Modulator) converts the sampled signal into a digital pulse train whose duty cycle contains the digital information. The programmable gain function on the analog input is also incorporated in this sigmadelta modulator with the input sampling frequency being modified to give the higher gains. A sinc3 digital low-pass filter processes the output of the sigma-delta modulator and updates the output register at a rate determined by the first notch frequency of this filter. The output data can be read from the serial port randomly or periodically at any rate up to the output register update rate. The first notch of this digital filter (and hence its -3 dB frequency) can be programmed via an on-chip control register. The programmable range for this first notch frequency is from 9.76 Hz to 1.028 kHz, giving a programmable range for the -3 dB frequency of 2.58 Hz to 269 Hz.




Figure 2b. Plot of Output Noise vs. Gain and Notch Frequency (Gains of 16 to 128)

The basic connection diagram for the part is shown in Figure 3. This shows the AD7710 in the external clocking mode with both the  $AV_{DD}$  and  $DV_{DD}$  pins of the AD7710 being driven from the analog +5 V supply. Some applications will have separate supplies for both  $AV_{DD}$  and  $DV_{DD}$ , and in some of these cases, the analog supply will exceed the +5 V digital supply (see Power Supplies and Grounding section).




Figure 3. Basic Connection Diagram

-12- REV. F

The AD7710 provides a number of calibration options which can be programmed via the on-chip control register. A calibration cycle may be initiated at any time by writing to this control register. The part can perform self-calibration using the on-chip calibration microcontroller and SRAM to store calibration parameters. Other system components may also be included in the calibration loop to remove offset and gain errors in the input channel using the system calibration mode. Another option is a background calibration mode where the part continuously performs self-calibration and updates the calibration coefficients. Once the part is in this mode, the user does not have to worry about issuing periodic calibration commands to the device or asking the device to recalibrate when there is a change in the ambient temperature or power supply voltage.

The AD7710 gives the user access to the on-chip calibration registers allowing the microprocessor to read the device's calibration coefficients and also to write its own calibration coefficients to the part from prestored values in E<sup>2</sup>PROM. This gives the microprocessor much greater control over the AD7710's calibration procedure. It also means that the user can verify that the device has performed its calibration correctly by comparing the coefficients after calibration with prestored values in E<sup>2</sup>PROM.

The AD7710 can be operated in single supply systems provided that the analog input voltage does not go more negative than -30 mV. For larger bipolar signals, a V<sub>SS</sub> of -5 V is required by the part. For battery operation, the AD7710 also offers a software-programmable standby mode that reduces idle power consumption to typically 7 mW.

#### THEORY OF OPERATION

The general block diagram of a sigma-delta ADC is shown in Figure 4. It contains the following elements:

- A sample-hold amplifier.
- 2. A differential amplifier or subtracter.
- 3. An analog low-pass filter.
- A 1-bit A/D converter (comparator).
- A 1-bit DAC.
- 6. A digital low-pass filter.




Figure 4. General Sigma-Delta ADC

In operation, the analog signal sample is fed to the subtracter, along with the output of the 1-bit DAC. The filtered difference signal is fed to the comparator, whose output samples the difference signal at a frequency many times that of the analog signal sampling frequency (oversampling).

Oversampling is fundamental to the operation of sigma-delta ADCs. Using the quantization noise formula for an ADC:

 $SNR = (6.02 \times number of bits + 1.76) dB$ ,

a 1-bit ADC or comparator yields an SNR of 7.78 dB.

The AD7710 samples the input signal at a frequency of 39 kHz or greater (see Table III). As a result, the quantization noise is spread over a much wider frequency than that of the band of interest. The noise in the band of interest is reduced still further by analog filtering in the modulator loop, which shapes the quantization noise spectrum to move most of the noise energy to frequencies outside the bandwidth of interest. The noise performance is thus improved from this 1-bit level to the performance outlined in Tables I and II and in Figure 2.

The output of the comparator provides the digital input for the 1-bit DAC, so that the system functions as a negative feedback loop that tries to minimize the difference signal. The digital data that represents the analog input voltage is contained in the duty cycle of the pulse train appearing at the output of the comparator. It can be retrieved as a parallel binary data word using a digital filter.

Sigma-delta ADCs are generally described by the order of the analog low-pass filter. A simple example of a first order sigma-delta ADC is shown in Figure 5. This contains only a first order low-pass filter or integrator. It also illustrates the derivation of the alternative name for these devices: Charge Balancing ADCs.




Figure 5. Basic Charge-Balancing ADC

It consists of a differential amplifier (whose output is the difference between the analog input and the output of a 1-bit DAC), an integrator and a comparator. The term, charge-balancing, comes from the fact that this system is a negative feedback loop that tries to keep the net charge on the integrator capacitor at zero, by balancing charge injected by the input voltage with charge injected by the 1-bit DAC. When the analog input is zero, the only contribution to the integrator output comes from the 1-bit DAC. For the net charge on the integrator capacitor to be zero, the DAC output must spend half its time at +FS and half its time at -FS. Assuming ideal components, the duty cycle of the comparator will be 50%.

When a positive analog input is applied, the output of the 1-bit DAC must spend a larger proportion of the time at +FS, so the duty cycle of the comparator increases. When a negative input voltage is applied, the duty cycle decreases.

The AD7710 uses a second order sigma-delta modulator and a digital filter that provides a rolling average of the sampled output. After power-up, or if there is a step change in the input voltage, there is a settling time that must elapse before valid data is obtained.

REV. F -13-

## Input Sample Rate

The modulator sample frequency for the device remains at  $f_{\mathrm{CLK DS}}/512$  (19.5 kHz @  $f_{\mathrm{CLK DS}}=10$  MHz) regardless of the selected gain. However, gains greater than  $\times 1$  are achieved by a combination of multiple input samples per modulator cycle and a scaling of the ratio of reference capacitor to input capacitor. As a result of the multiple sampling, the input sample rate of the device varies with the selected gain (see Table III). The effective input impedance is  $1/C \times f_S$  where C is the input sampling capacitance and  $f_S$  is the input sample rate.

Table III. Input Sampling Frequency vs. Gain

Gain	Input Sampling Frequency (f <sub>S</sub> )
1	f <sub>□.X.D</sub> /256 (39 kHz @ f <sub>□.X.IN</sub> = 10 MHz)
2	$2 \times f_{CLK,CS}/256$ (78 kHz @ $f_{CLK,CS} = 10$ MHz)
4	$4 \times f_{CLK,DN}/256$ (156 kHz @ $f_{CLR,DN} = 10$ MHz)
8	$8 \times f_{\text{CLK CS}}/256$ (312 kHz @ $f_{\text{CLK IN}} = 10$ MHz)
16	$8 \times f_{\text{CLK DY}}/256$ (312 kHz @ $f_{\text{CLK DY}} = 10$ MHz)
32	$8 \times f_{CLK,CN}/256$ (312 kHz @ $f_{CLR,N} = 10$ MHz)
64	$8 \times f_{\text{CLK CS}}/256$ (312 kHz @ $f_{\text{CLK IN}} = 10$ MHz)
128	8 × fclr in/256 (312 kHz @ fclr in = 10 MHz)

#### DIGITAL FILTERING

The AD7710's digital filter behaves like a similar analog filter, with a few minor differences.

First, since digital filtering occurs after the A-to-D conversion process, it can remove noise injected during the conversion process. Analog filtering cannot do this.

On the other hand, analog filtering can remove noise superimposed on the analog signal before it reaches the ADC. Digital
filtering cannot do this and noise peaks riding on signals near
full scale have the potential to saturate the analog modulator
and digital filter, even though the average value of the signal is
within limits. To alleviate this problem, the AD7710 has overrange headroom built into the sigma-delta modulator and digital
filter which allows overtange excursions of 5% above the analog
input range. If noise signals are larger than this, consideration
should be given to analog input filtering, or to reducing the
input channel voltage so that its full scale is half that of the
analog input channel full scale. This will provide an overtange
capability greater than 100% at the expense of reducing the
dynamic range by 1 bit (50%).

# Filter Characteristics

The cutoff frequency of the digital filter is determined by the value loaded to bits FS0 to FS11 in the control register. At the maximum clock frequency of 10 MHz, the minimum cutoff frequency of the filter is 2.58 Hz while the maximum programmable cutoff frequency is 269 Hz.

Figure 6 shows the filter frequency response for a cutoff frequency of 2.62 Hz which corresponds to a first filter notch frequency of 10 Hz. This is a (sinz/x)<sup>3</sup> response (also called sinc<sup>3</sup>) that provides >100 dB of 50 Hz and 60 Hz rejection. Programming a different cutoff frequency via FS0–FS11 does not alter the profile of the filter response, it changes the frequency of the notches as outlined in the Control Register section.




Figure 6. Frequency Response of AD7710 Filter

Since the AD 7710 contains this on-chip, low-pass filtering, there is a settling time associated with step function inputs, and data on the output will be invalid after a step change until the settling time has elapsed. The settling time depends upon the notch frequency chosen for the filter. The output data rate equates to this filter notch frequency and the settling time of the filter to a full-scale step input is four times the output data period. In applications using both input channels, the settling time of the filter must be allowed to elapse before data from the second channel is accessed.

#### Post Filtering

The on-chip modulator provides samples at a 19.5 kHz output rate. The on-chip digital filter decimates these samples to provide data at an output rate which corresponds to the programmed first notch frequency of the filter. Since the output data rate exceeds the Nyquist criterion, the output rate for a given bandwidth will satisfy most application requirements. However, there may be some applications which require a higher data rate for a given bandwidth and noise performance. Applications which need this higher data rate will require some post filtering following the digital filter of the AD7710.

For example, if the required bandwidth is 7.86 Hz but the required update rate is 100 Hz, the data can be taken from the AD7710 at the 100 Hz rate giving a -3 dB bandwidth of 26.2 Hz. Post filtering can be applied to this to reduce the bandwidth and output noise, to the 7.86 Hz bandwidth level, while maintaining an output rate of 100 Hz.

Post filtering can also be used to reduce the output noise from the device for bandwidths below 2.62 Hz. At a gain of 128, the output rms noise is 250 nV. This is essentially device noise or white noise, and since the input is chopped, the noise has a flat frequency response. By reducing the bandwidth below 2.62 Hz, the noise in the resultant passband can be reduced. A reduction in bandwidth by a factor of two results in a  $\sqrt{2}$  reduction in the output rms noise. This additional filtering will result in a longer settling time.

## Antialias Considerations

The digital filter does not provide any rejection at integer multiples of the modulator sample frequency (n  $\times$  19.5 kHz, where n = 1, 2, 3 . . . ). This means that there are frequency bands,  $\pm f_{5-43}$  wide ( $f_{5-43}$  is cutoff frequency selected by FS0 to FS11) where noise passes unattenuated to the output. However, due to the AD7710's high oversampling ratio, these bands occupy only a small fraction of the spectrum and most broadband noise is filtered. In any case, because of the high oversampling ratio a simple, RC, single pole filter is generally sufficient to attenuate the signals in these bands on the analog input and thus provide adequate antialiasing filtering.

If passive components are placed in front of the AD7710, care must be taken to ensure that the source impedance is low enough so as not to introduce gain errors in the system. The dc input impedance for the AD7710 is over 1 G $\Omega$ . The input appears as a dynamic load which varies with the clock frequency and with the selected gain (see Figure 7). The input sample rate, as shown in Table III, determines the time allowed for the analog input capacitor,  $G_{\rm IN}$ , to be charged. External impedances result in a longer charge time for this capacitor and this may result in gain errors being introduced on the analog inputs. Table IV shows the allowable external resistance/capacitance values such that no gain error to the 16-bit level is introduced while Table V shows the allowable external resistance/capacitance values such that no gain error to the 20-bit level is introduced. Both inputs of the differential input channels look into similar input circuitry.




Figure 7. Analog Input Impedance

Table IV. Typical External Series Resistance That Will Not Introduce 16-Bit Gain Error

	External Capacitance (pF)					
Gain	0	50	100	500	1000	5000
1	184 kΩ	$45.3~k\Omega$	27.1 kΩ	7.3 kΩ	4.1 kΩ	1.1 kΩ
2	88.6 kΩ	22.1 kΩ	13.2 kΩ	$3.6 \text{ k}\Omega$	2.0 kΩ	560 Ω
4	41.4 kΩ	10.6 kΩ	$6.3 \text{ k}\Omega$	1.7 kΩ	970 Ω	270 Ω
8-128	17.6 kΩ	$4.8 \text{ k}\Omega$	$2.9 \text{ k}\Omega$	790 Ω	440 Ω	120 Ω

Table V. Typical External Series Resistance That Will Not Introduce 20-Bit Gain Error

	External Capacitance (pF)					
Gain	0	50	100	500	1000	5000
1		$34.5~\text{k}\Omega$		5.2 kΩ	2.8 kΩ	700 Ω
2		$16.9 \mathrm{k}\Omega$		$2.5 \text{ k}\Omega$	$1.4 \text{ k}\Omega$	350 Ω
4	$31.8 \text{ k}\Omega$	8.0 kΩ	$4.8 \text{ k}\Omega$	1.2 kΩ	670 Ω	170 Ω
8-128	$13.4~\text{k}\Omega$	$3.6 \text{ k}\Omega$	2.2 kΩ	550 Ω	300 Ω	80 Ω

The numbers in the above tables assume a full-scale change on the analog input. In any case, the error introduced due to longer charging times is a gain error which can be removed using the system calibration capabilities of the AD7710 provided that the resultant span is within the span limits of the system calibration techniques for the AD7710.

#### ANALOG INPUT FUNCTIONS

#### Analog Input Ranges

Both analog inputs are differential, programmable gain, input channels which can handle either unipolar or bipolar input signals. The common-mode range of these inputs is from  $V_{SS}$  to  $AV_{DD}$ , provided that the absolute value of the analog input voltage lies between  $V_{SS}$  –30 mV and  $AV_{DD}$  +30 mV.

The dc input leakage current is 10 pA maximum at 25°C (±1 nA over temperature). This results in a dc offset voltage developed across the source impedance. However, this dc offset effect can be compensated for by a combination of the differential input capability of the part and its system calibration mode.

#### Burnout Current

The AIN1(+) input of the AD7710 contains a 4.5 μA current source which can be turned on/off via the control register. This current source can be used in checking that a transducer has not burned out or gone open circuit before attempting to take measurements on that channel. If the current is turned on and allowed flow into the transducer and a measurement of the input voltage on the AIN1 input is taken, it can indicate that the transducer has burned out or gone open circuit. For normal operation, this burnout current is turned off by writing a 0 to the BO bit in the control register.

#### Output Compensation Current

The AD7710 also contains a feature which can enable the user to implement cold junction compensation in thermocouple applications. This can be achieved using the output compensation current from the I<sub>OUT</sub> pin of the device. Once again, this current can be turned on/off via the control register. Writing a 1 to the IO bit of the control register enables this compensation current.

The compensation current provides a 20 µA constant current source which can be used in association with a thermistor or a diode to provide cold junction compensation. A common method of generating cold junction compensation is to use a temperature dependent current flowing through a fixed resistor to provide a voltage that is equal to the voltage developed across the cold junction at any temperature in the expected ambient range. In this case, the temperature coefficient of the compensation current is so low compared with the temperature coefficient of the thermistor that it can be considered constant with temperature. The temperature variation is then provided by the variation of the thermistor's resistance with temperature.

Normally, the cold junction compensation will be implemented by applying the compensation voltage to the second input channel of the AD7710. Periodic conversion of this channel gives the user a voltage which corresponds to the cold junction compensation voltage. This can be used to implement cold junction compensation in software with the result from the thermocouple input being adjusted according to the result in the compensation channel. Alternatively, the voltage can be subtracted from the input voltage in an analog fashion, thereby using only one channel of the AD7710.

REV. F -15-

## Bipolar/Unipolar Inputs

The two analog inputs on the AD7710 can accept either unipolar or bipolar input voltage ranges. Bipolar or unipolar options are chosen by programming the B/U bit of the control register. This programs both channels for either unipolar or bipolar operation. Programming the part for either unipolar or bipolar operation does not change any of the input signal conditioning, it simply changes the data output coding. The data coding is binary for unipolar inputs and offset binary for bipolar inputs.

The input channels are differential and, as a result, the voltage to which the unipolar and bipolar signals are referenced is the voltage on the AIN(-) input. For example, if AIN(-) is +1.25 V and the AD7710 is configured for unipolar operation with a gain of 1 and a V<sub>REF</sub> of +2.5 V, the input voltage range on the AIN(+) input is +1.25 V to +3.75 V. If AIN(-) is +1.25 V and the AD7710 is configured for bipolar mode with a gain of 1 and a V<sub>REF</sub> of +2.5 V, the analog input range on the AIN(+) input is -1.25 V to +3.75 V.

#### REFERENCE INPUT/OUTPUT

The AD7710 contains a temperature compensated +2.5 V reference which has an initial tolerance of ±1%. This reference voltage is provided at the REF OUT pin and it can be used as the reference voltage for the part by connecting the REF OUT pin to the REF IN(+) pin. This REF OUT pin is a single-ended output, referenced to AGND, which is capable of providing up to 1 mA to an external load. In applications where REF OUT is connected to REF IN(+), REF IN(-) should be tied to AGND to provide the nominal +2.5 V reference for the AD7710.

The reference inputs of the AD7710 REF IN(+) and REF IN(-), provide a differential reference input capability. The common-mode range for these differential inputs is from  $V_{SS}$  to  $AV_{DD}$ . The nominal differential voltage,  $V_{REF}$  (REF IN(+)-REF IN(-)), is +2.5 V for specified operation, but the reference voltage can go to +5 V with no degradation in performance provided that the absolute value of REF IN(+) and REF IN(-) does not exceed its  $AV_{DD}$  and  $V_{SS}$  limits and the  $V_{RIS}$  input voltage range limits are obeyed. The part is also functional with  $V_{REF}$  voltage down to 1 V but with degraded performance as the output noise will, in terms of LSB size, be larger. REF IN(+) must always be greater than REF IN(-) for correct operation of the AD7710.

Both reference inputs provide a high impedance, dynamic load similar to the analog inputs. The maximum dc input leakage current is 10 pA ( $\pm 1$  nA over temperature) and source resistance may result in gain errors on the part. The reference inputs look like the analog input (see Figure 7). In this case,  $R_{\rm INT}$  is 5 k $\Omega$  typ and  $C_{\rm INT}$  varies with gain. The input sample rate is  $f_{\rm CIK~IN}/256$  and does not vary with gain. For gains of 1 to 8  $C_{\rm INT}$  is 20 pF; for a gain of 16 it is 10 pF; for a gain of 32 it is 5 pF; for a gain of 64 it is 2.5 pF; and for a gain of 128 it is 1.25 pF.

The digital filter of the AD7710 removes noise from the reference input just as it does with the analog input, and the same limitations apply regarding lack of noise rejection at integer multiples of the sampling frequency. The output noise performance outlined in Tables I and II assumes a clean reference. If the reference noise in the bandwidth of interest is excessive, it can degrade the performance of the AD7710. Using the on-chip reference as the reference source for the part (i.e., connecting REF OUT to REF IN) results in somewhat degraded output noise performance from the AD7710 for portions of the noise table that are dominated by the device noise. The on-chip reference noise effect is eliminated in ratiometric applications where the reference is used to provide the excitation voltage for the analog front end. The connection scheme, shown in Figure 8, is recommended when using the on-chip reference. Recommended reference voltage sources for the AD7710 include the AD580 and AD680 2.5 V references.




Figure 8. REF OUT/REF IN Connection

## VIMAS Input

The V<sub>BIAS</sub> input determine at what voltage the internal analog circuitry is biased. It essentially provides the return path for analog currents flowing in the modulator and, as such, it should be driven from a low impedance point to minimize errors.

For maximum internal headroom, the VBIAS voltage should be set halfway between AVDD and VSS. The difference between  $AV_{DD}$  and  $(V_{BIAS} + 0.85 \times V_{REF})$  determines the amount of headroom the circuit has at the upper end, while the difference between  $V_{SS}$  and  $(V_{BIAS} - 0.85 \times V_{REF})$  determines the amount of headroom the circuit has at the lower end. Care should be taken in choosing a VBAS voltage to ensure that it stays within prescribed limits. For single +5 V operation, the selected V<sub>RIAS</sub> voltage must ensure that  $V_{BIAS} \pm 0.85 \times V_{REF}$  does not exceed  $AV_{DD}$  or  $V_{SS}$  or that the  $V_{BIAS}$  voltage itself is greater than  $V_{SS}$ + 2.1 V and less than AV<sub>DD</sub> - 2.1 V. For single +10 V operation or dual ±5 V operation, the selected V<sub>MAS</sub> voltage must ensure that  $V_{BIAS} \pm 0.85 \times V_{REF}$  does not exceed  $AV_{DD}$  or  $V_{SS}$  or that the  $V_{BIAS}$  voltage itself is greater than  $V_{SS}$  + 3 V or less than  $AV_{DD} = 3 \text{ V}$ . For example, with  $AV_{DD} = +4.75 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ and  $V_{REF} = +2.5 \text{ V}$ , the allowable range for the  $V_{BIAS}$  voltage is +2.125 V to +2.625 V. With AVDD = +9.5 V, VSS = 0 V and  $V_{REF} = +5 \text{ V}$ , the range for  $V_{RIAS}$  is +4.25 V to +5.25 V. With  $AV_{DD} = +4.75 \text{ V}, V_{SS} = -4.75 \text{ V} \text{ and } V_{REF} = +2.5 \text{ V}, \text{ the } V_{MAS}$ range is -2.625 V to +2.625 V.

The  $V_{BIAS}$  voltage does have an effect on the  $AV_{DD}$  power supply rejection performance of the AD7710. If the  $V_{BIAS}$  voltage tracks the  $AV_{DD}$  supply, it improves the power supply rejection from the  $AV_{DD}$  supply line from 80 dB to 95 dB. Using an external Zener diode, connected between the  $AV_{DD}$  line and  $V_{BIAS}$ , as the source for the  $V_{BIAS}$  voltage gives the improvement in  $AV_{DD}$  power supply rejection performance.

#### USING THE AD7710

#### SYSTEM DESIGN CONSIDERATIONS

The AD7710 operates differently from successive approximation ADCs or integrating ADCs. Since it samples the signal continuously, like a tracking ADC, there is no need for a start convert command. The output register is updated at a rate determined by the first notch of the filter and the output can be read at any time, either synchronously or asynchronously.

#### Clocking

The AD7710 requires a master clock input, which may be an external TTL/CMOS compatible clock signal applied to the MCLK IN pin with the MCLK OUT pin left unconnected. Alternatively, a crystal of the correct frequency can be connected between MCLK IN and MCLK OUT, in which case the clock circuit will function as a crystal controlled oscillator. For lower clock frequencies, a ceramic resonator may be used instead of the crystal. For these lower frequency oscillators, external capacitors may be required on either the ceramic resonator or on the crystal.

The input sampling frequency, the modulator sampling frequency, the -3 dB frequency, output update rate and calibration time are all directly related to the master clock frequency,  $f_{CLK\ N^2}$ . Reducing the master clock frequency by a factor of two will halve the above frequencies and update rate and will double the calibration time.

The current drawn from the  $DV_{DD}$  power supply is also directly related to  $f_{CLKD}$ . Reducing  $f_{CLKD}$  by a factor of two will halve the  $DV_{DD}$  current but will not affect the current drawn from the  $AV_{DD}$  power supply.

# System Synchronization

If multiple AD7710s are operated from a common master clock, they can be synchronized to update their output registers simultaneously. A falling edge on the \$\overline{SYNC}\$ input resets the filter and places the AD7710 into a consistent, known state. A common signal to the AD7710s' \$\overline{SYNC}\$ inputs will synchronize their operation. This would normally be done after each AD7710 has performed its own calibration or has had calibration coefficients loaded to it.

The SYNC input can also be used to reset the digital filter in systems where the turn-on time of the digital power supply (DV<sub>DD</sub>) is very long. In such cases, the AD7710 will start operating internally before the DV<sub>DD</sub> line has reached its minimum. operating level, +4.75 V. With a low DVDD voltage, the AD7710's internal digital filter logic does not operate correctly. Thus, the AD7710 may have clocked itself into an incorrect operating condition by the time that DV<sub>DD</sub> has reached its correct level. The digital filter will be reset upon issue of a calibration command (whether it is self-calibration, system calibration or background calibration) to the AD7710. This ensures correct operation of the AD7710. In systems where the power-on default conditions of the AD7710 are acceptable, and no calibration is performed after power-on, issuing a SYNC pulse to the AD7710 will reset the AD7710's digital filter logic. An R, C on the SYNC line, with R, C time constant longer than the  $DV_{DO}$  power-on time, will perform the  $\overline{SYNC}$  function.

#### ACCURACY

Sigma-delta ADCs, like VFCs and other integrating ADCs, do not contain any source of nonmonotonicity and inherently offer no missing codes performance. The AD7710 achieves excellent linearity by the use of high quality, on-chip silicon dioxide capacitors, which have a very low capacitance/voltage coefficient. The device also achieves low input drift through the use of chopper stabilized techniques in its input stage. To ensure excellent performance over time and temperature, the AD7710 uses digital calibration techniques which minimize offset and gain error.

#### AUTOCALIBRATION

Autocalibration on the AD7710 removes offset and gain errors from the device. A calibration routine should be initiated on the device whenever there is a change in the ambient operating temperature or supply voltage. It should also be initiated if there is a change in the selected gain, filter notch or bipolar/unipolar input range. However, if the AD7710 is in its background calibration mode, the above changes are all automatically taken care of (after the settling time of the filter has been allowed for).

The AD7710 offers self-calibration, system calibration and background calibration facilities. For calibration to occur on the selected channel, the on-chip microcontroller must record the modulator output for two different input conditions. These are "zero-scale" and "full-scale" points. With these readings, the microcontroller can calculate the gain slope for the input to output transfer function of the converter. Internally, the part works with a resolution of 33 bits to determine its conversion result of either 16 bits or 24 bits.

The AD7710 also provides the facility to write to the on-chip calibration registers and in this manner the span and offset for the part can be adjusted by the user. The offset calibration register contains a value which is subtracted from all conversion results, while the full-scale calibration register contains a value which is multiplied by all conversion results. The offset calibration coefficient is subtracted from the result prior to the multiplication by the full-scale coefficient. In the first three modes outlined here, the DRDY line indicates that calibration is complete by going low. If DRDY is low before (or goes low during) the calibration command, it may take up to one modulator cycle before DRDY goes high to indicate that calibration is in progress. Therefore, DRDY should be ignored for up to one modulator cycle after the last bit of the calibration command is written to the control register.

# Self-Calibration

In the self-calibration mode with a unipolar input range, the zero-scale point used in determining the calibration coefficients is with both inputs shorted (i.e.,  $AIN(+) = AIN(-) = V_{BIAS}$ ) and the full-scale point is  $V_{REF}$ . The zero-scale coefficient is determined by converting an internal shorted inputs node. The full-scale coefficient is determined from the span between this shorted inputs conversion and a conversion on an internal  $V_{REF}$  node. The self-calibration mode is invoked by writing the appropriate values (0,0,1) to the MD2, MD1 and MD0 bits of the control register. In this calibration mode, the shorted inputs node is switched in to the modulator first and a conversion is

REV. F -17-

performed; the V<sub>REF</sub> node is then switched in and another conversion is performed. When the calibration sequence is complete, the calibration coefficients updated and the filter resettled to the analog input voltage, the DRDY output goes low. The self-calibration procedure takes into account the selected gain on the PGA.

For bipolar input ranges in the self-calibrating mode, the sequence is very similar to that just outlined. In this case, the two points which the AD7710 calibrates are midscale (bipolar zero) and positive full scale.

#### System Calibration

System calibration allows the AD7710 to compensate for system gain and offset errors as well as its own internal errors. System calibration performs the same slope factor calculations as self-calibration but uses voltage values presented by the system to the AIN inputs for the zero and full-scale points. System calibration is a two-step process. The zero-scale point must be presented to the converter first. It must be applied to the converter before the calibration step is initiated and remain stable until the step is complete. System calibration is initiated by writing the appropriate values (0, 1, 0) to the MD2, MD1 and MDo bits of the control register. The DRDY output from the device will signal when the step is complete by going low. After the zero-scale point is calibrated, the full-scale point is applied and the second step of the calibration process is initiated by again writing the appropriate values (0, 1, 1) to MD2, MD1 and MDo. Again the full-scale voltage must be set up before the calibration is initiated and it must remain stable throughout the calibration step. DRDY goes low at the end of this second step to indicate that the system calibration is complete. In the unipolar mode, the system calibration is performed between the two endpoints of the transfer function; in the bipolar mode, it is performed between midscale and positive full scale.

This two-step system calibration mode offers another feature. After the sequence has been completed, additional offset or gain calibrations can be performed by themselves to adjust the zero reference point or the system gain. This is achieved by performing the first step of the system calibration sequence (by writing 0, 1, 0 to MD2, MD1, MD0). This will adjust the zero-scale or offset point but will not change the slope factor from what was set during a full system calibration sequence.

System calibration can also be used to remove any errors from an antialiasing filter on the analog input. A simple R, C antialiasing filter on the front end may introduce a gain error on the analog input voltage but the system calibration can be used to remove this error.

#### System Offset Calibration

System offset calibration is a variation of both the system calibration and self-calibration. In this case, the zero-scale point for the system is presented to the AIN input of the converter. System-offset calibration is initiated by writing 1, 0, 0 to MD2, MD1, MD0. The system zero-scale coefficient is determined by converting the voltage applied to the AIN input, while the full-scale coefficient is determined from the span between this AIN conversion and a conversion on V<sub>REF</sub>. The zero-scale point should be applied to the AIN input for the duration of the calibration sequence. This is a one-step calibration sequence with DRDY going low when the sequence is completed. In the unipolar mode, the system offset calibration is performed between the two end points of the transfer function; in the bipolar mode, it is performed between midscale and positive full scale.

# Background Calibration

The AD7710 also offers a background calibration mode where the part interleaves its calibration procedure with its normal conversion sequence. In the background calibration mode, the same voltages are used as the calibration points as are used in the self-calibration mode, i.e., shorted inputs and VREF. The background calibration mode is invoked by writing 1, 0, 1 to MD2, MD1, MD0 of the control register. When invoked, the background calibration mode reduces the output data rate of the AD7710 by a factor of six while the -3 dB bandwidth remains unchanged. Its advantage is that the part is continually performing calibration and automatically updating its calibration coefficients. As a result, the effects of temperature drift, supply sensitivity and time drift on zero- and full-scale errors are automatically removed. When the background calibration mode is turned on, the part will remain in this mode until bits MD2, MD1 and MD0 of the control register are changed. With background calibration mode on, the first result from the AD7710 will be incorrect as the full-scale calibration will not have been performed. For a step change on the input, the second output update will have settled to 100% of the final value.

Table VI summarizes the calibration modes and the calibration points associated with them. It also gives the duration from when the calibration is invoked to when valid data is available to the user.

Table VI. Calibration Truth Table

Cal Type	MD2, MD1, MD0	Zero-Scale Cal	Full-Scale Cal	Sequence	Duration
Self-Cal System Cal System Cal	0, 0, 1 0, 1, 0 0, 1, 1	Shorted Inputs AIN	V <sub>REF</sub> - AIN	One Step Two Step Two Step	9×1/Output Rate 4×1/Output Rate 4×1/Output Rate
System Offset Cal Background Cal	1, 0, 0 1, 0, 1	AIN Shorted Inputs	V <sub>REF</sub> V <sub>REF</sub>	One Step One Step	9 × 1/Output Rate 6 × 1/Output Rate

-18- REV. F

#### Span and Offset Limits

Whenever a system calibration mode is used, there are limits on the amount of offset and span that can be accommodated. The range of input span in both the unipolar and bipolar modes has a minimum value of  $0.8 \times V_{REF}/GAIN$  and a maximum value of  $2.1 \times V_{REF}/GAIN$ .

The amount of offset which can be accommodated depends on whether the unipolar or bipolar mode is being used. This offset range is limited by the requirement that the positive full-scale calibration limit is  $\leq 1.05 \times V_{REF}/GAIN$ . Therefore, the offset range plus the span range cannot exceed  $1.05 \times V_{REF}/GAIN$ . If the span is at its minimum  $(0.8 \times V_{REF}/GAIN)$  the maximum the offset can be is  $(0.25 \times V_{REF}/GAIN)$ .

In the bipolar mode, the system offset calibration range is again restricted by the span range. The span range of the converter in bipolar mode is equidistant around the voltage used for the zero-scale point thus the offset range plus half the span range cannot exceed (1.05  $\times$  V<sub>REF</sub>/GAIN). If the span is set to 2  $\times$  V<sub>REF</sub>/GAIN, the offset span cannot move more than  $\pm$  (0.05  $\times$  V<sub>REF</sub>/GAIN) before the endpoints of the transfer function exceed the input overrange limits  $\pm$  (1.05  $\times$  V<sub>REF</sub>/GAIN). If the span range is set to the minimum  $\pm$  (0.4  $\times$  V<sub>REF</sub>/GAIN) the maximum allowable offset range is  $\pm$  (0.65  $\times$  V<sub>REF</sub>/GAIN).

#### POWER-UP AND CALIBRATION

On power-up, the AD7710 performs an internal reset which sets the contents of the control register to a known state. However, to ensure correct calibration for the device a calibration routine should be performed after power-up.

The power dissipation and temperature drift of the AD7710 are low and no warm up time is required before the initial calibration is performed. However, if an external reference is being used, this reference must have stabilized before calibration is initiated.

#### Drift Considerations

The AD7710 uses chopper stabilization techniques to minimize input offset drift. Charge injection in the analog switches and do leakage currents at the sampling node are the primary sources of offset voltage drift in the converter. The dc input leakage current is essentially independent of the selected gain. Gain drift within the converter depends primarily upon the temperature tracking of the internal capacitors. It is not affected by leakage currents.

Measurement errors due to offset drift or gain drift can be eliminated at any time by recalibrating the converter or by operating the part in the background calibration mode. Using the system calibration mode can also minimize offset and gain errors in the signal conditioning circuitry. Integral and differential linearity errors are not significantly affected by temperature changes.

## POWER SUPPLIES AND GROUNDING

Since the analog inputs and reference input are differential, most of the voltages in the analog modulator are common-mode voltages. V<sub>BLAS</sub> provides the return path for most of the analog currents flowing in the analog modulator. As a result, the V<sub>BLAS</sub> input should be driven from a low impedance to minimize errors due to charging/discharging impedances on this line. When the internal reference is used as the reference source for the part, AGND is the ground return for this reference voltage.

The analog and digital supplies to the AD7710 are independent and separately pinned out to minimize coupling between the analog and digital sections of the device. The digital filter will provide rejection of broadband noise on the power supplies, except at integer multiples of the modulator sampling frequency. The digital supply (DV<sub>DD</sub>) must not exceed the analog positive supply (AV<sub>DD</sub>) by more than 0.3 V in normal operation. If separate analog and digital supplies are used, the recommended decoupling scheme is shown in Figure 9. In systems where  $AV_{DD} = +5 \text{ V}$  and  $DV_{DD} = +5 \text{ V}$ , it is recommended that  $AV_{DD}$  and  $DV_{DD}$  are driven from the same +5 V supply, although each supply should be decoupled separately as shown in Figure 9. It is preferable that the common supply is the system's analog +5 V supply.

It is also important that power is applied to the AD7710 before signals at REF IN, AIN or the logic input pins in order to avoid excessive current. If separate supplies are used for the AD7710 and the system digital circuitry, then the AD7710 should be powered up first. If it is not possible to guarantee this, then current limiting resistors should be placed in series with the logic inputs.




Figure 9. Recommended Decoupling Scheme

#### DIGITAL INTERFACE

The AD7710's serial communications port provides a flexible arrangement to allow easy interfacing to industry-standard microprocessors, microcontrollers and digital signal processors. A serial read to the AD7710 can access data from the output register, the control register or from the calibration registers. A serial write to the AD7710 can write data to the control register or the calibration registers.

Two different modes of operation are available, optimized for different types of interface where the AD7710 can act either as master in the system (it provides the serial clock) or as slave (an external serial clock can be provided to the AD7710). These two modes, labelled self-clocking mode and external clocking mode, are discussed in detail in the following sections.

## Self-Clocking Mode

The AD7710 is configured for its self-clocking mode by tying the MODE pin high. In this mode, the AD7710 provides the serial clock signal used for the transfer of data to and from the AD7710. This self-clocking mode can be used with processors that allow an external device to clock their serial port including most digital signal processors and microcontrollers such as the 68HC11 and 68HC05. It also allows easy interfacing to serial-parallel conversion circuits in systems with parallel data communication, allowing interfacing to 74XX299 Universal Shift registers without any additional decoding. In the case of shift registers, the serial clock line should have a pull-down resistor instead of the pull-up resistor shown in Figure 10 and Figure 11.

REV. F -19-

#### Read Operation

Data can be read from either the output register, the control register or the calibration registers. At determines whether the data read accesses data from the control register or from the output/calibration registers. This At signal must remain valid for the duration of the serial read operation. With At high, data is accessed from either the output register or from the calibration registers. With At low, data is accessed from the control register.

The function of the DRDY line is dependent only on the output update rate of the device and the reading of the output data register. DRDY goes low when a new data word is available in the output data register. It is reset high when the last bit of data (either 16th bit or 24th bit) is read from the output register. If data is not read from the output register, the DRDY line will remain low. The output register will continue to be updated at the output update rate but DRDY will not indicate this. A read from the device in this circumstance will access the most recent word in the output register. If a new data word becomes available to the output register while data is being read from the output register, DRDY will not indicate this and the new data word will be lost to the user. DRDY is not affected by reading from the control register or the calibration registers.

Data can only be accessed from the output data register when DRDY is low. If RFS goes low with DRDY high, no data transfer will take place. DRDY does not have any effect on reading data from the control register or from the calibration registers. Figure 10 shows a timing diagram for reading from the AD7710 in the self-clocking mode. This read operation shows a read from the AD7710's output data register. A read from the control register or calibration registers is similar but in these cases the DRDY line is not related to the read function. Depending on the output update rate, it can go low at any stage in the control/calibration register read cycle without affecting the read and its status should be ignored. A read operation from either the control or calibration registers must always read 24 bits of data from the respective register.

Figure 10 shows a read operation from the AD7710. For the timing diagram shown, it is assumed that there is a pull-up resistor on the SCLK output. With DRDY low, the RFS input is brought low. RFS going low enables the serial clock of the AD7710 and also places the MSB of the word on the serial data line. All subsequent data bits are clocked out on a high to low transition of the serial clock and are valid prior to the following rising edge of this clock. The final active falling edge of SCLK clocks out the LSB and this LSB is valid prior to the final active rising edge of SCLK. Coincident with the next falling edge of SCLK, DRDY is reset high. DRDY going high turns off the SCLK and the SDATA outputs. This means that the data hold time for the LSB is slightly shorter than for all other bits.




Figure 10. Self-Clocking Mode, Output Data Read Operation

-20- REV. F

#### Write Operation

Data can be written to either the control register or calibration registers. In either case, the write operation is not affected by the DRDY line and the write operation does not have any effect on the status of DRDY. A write operation to the control register or the calibration register must always write 24 bits to the respective register.

Figure 11 shows a write operation to the AD7710. An determines whether a write operation transfers data to the control register or to the calibration registers. This A0 signal must remain valid for the duration of the serial write operation. The falling edge of TFS enables the internally generated SCLK output. The serial data to be loaded to the AD7710 must be valid on the rising edge of this SCLK signal. Data is clocked into the AD7710 on the rising edge of the SCLK signal with the MSB transferred first. On the last active high time of SCLK, the LSB is loaded to the AD7710. Subsequent to the next falling edge of SCLK, the SCLK output is turned off. (The timing diagram of Figure 11 assumes a pull-up resistor on the SCLK line.)

#### External Clocking Mode

The AD7710 is configured for its external clocking mode by tying the MODE pin low. In this mode, SCLK of the AD7710 is configured as an input and an external serial clock must be provided to this SCLK pin. This external clocking mode is designed for direct interface to systems which provide a serial clock output that is synchronized to the serial data output, including microcontrollers such as the 80C51, 87C51, 68HC11 and 68HC05 and most digital signal processors.

#### Read Operation

As with the self-clocking mode, data can be read from either the output register, the control register or the calibration registers. At determines whether the data read accesses data from the control register or from the output/calibration registers. This At signal must remain valid for the duration of the serial read operation. With At high, data is accessed from either the output register or from the calibration registers. With At low, data is accessed from the control register.

The function of the DRDY line is dependent only on the output update rate of the device and the reading of the output data register. DRDY goes low when a new data word is available in the output data register. It is reset high when the last bit of data (either 16th bit or 24th bit) is read from the output register. If data is not read from the output register, the DRDY line will remain low. The output register will continue to be updated at the output update rate but DRDY will not indicate this. A read from the device in this circumstance will access the most recent word in the output register. If a new data word becomes available to the output register while data is being read from the output register, DRDY will not indicate this and the new data word will be lost to the user. DRDY is not affected by reading from the control register or the calibration register.

Data can only be accessed from the output data register when DRDY is low. If RFS goes low while DRDY is high, no data transfer will take place. DRDY does not have any effect on reading data from the control register or from the calibration registers.




Figure 11. Self-Clocking Mode, Control/Calibration Register Write Operation

REV. F –21–

Figures 12a and 12b show timing diagrams for reading from the AD7710 in the external clocking mode. Figure 12a shows a situation where all the data is read from the AD7710 in one read operation. Figure 12b shows a situation where the data is read from the AD7710 over a number of read operations. Both read operations show a read from the AD7710's output data register. A read from the control register or calibration registers is similar but in these cases the DRDY line is not related to the read function. Depending on the output update rate, it can go low at any stage in the control/calibration register read cycle without affecting the read and its status should be ignored. A read operation from either the control or calibration registers must always read 24 bits of data from the respective register.

Figure 12a shows a read operation from the AD7710 where RFS remains low for the duration of the data word transmission. With DRDY low, the RFS input is brought low. The input SCLK signal should be low between read and write operations. RFS going low places the MSB of the word to be read on the serial data line. All subsequent data bits are clocked out on a high to low transition of the serial clock and are valid prior to the following rising edge of this clock. The penultimate falling

edge of SCLK clocks out the LSB and the final falling edge resets the DRDY line high. This rising edge of DRDY turns off the serial data output.

Figure 12b shows a timing diagram for a read operation where RFS returns high during the transmission of the word and returns low again to access the rest of the data word. Timing parameters and functions are very similar to that outlined for Figure 12a but Figure 12b has a number of additional times to show timing relationships when RFS returns high in the middle of transferring a word.

RFS should return high during a low time of SCLK. On the rising edge of RFS, the SDATA output is turned off. DRDY remains low and will remain low until all bits of the data word are read from the AD7710, regardless of the number of times RFS changes state during the read operation. Depending on the time between the falling edge of SCLK and the rising edge of RFS, the next bit (BIT N+1) may appear on the databus before RFS goes high. When RFS returns low again, it activates the SDATA output. When the entire word is transmitted, the DRDY line will go high turning off the SDATA output as per Figure 12a.




Figure 12a. External-Clocking Mode, Output Data Read Operation




Figure 12b. External-Clocking Mode, Output Data Read Operation (RFS Returns High During Read Operation)

-22- REV. F

## Write Operation

Data can be written to either the control register or calibration registers. In either case, the write operation is not affected by the  $\overline{DRDY}$  line and the write operation does not have any effect on the status of  $\overline{DRDY}$ . A write operation to the control register or the calibration register must always write 24 bits to the respective register.

Figure 13a shows a write operation to the AD7710 with TFS remaining low for the duration of the write operation. At determines whether a write operation transfers data to the control register or to the calibration registers. This At signal must remain valid for the duration of the serial write operation. As before, the serial clock line should be low between read and write operations. The serial data to be loaded to the AD7710 must be valid on the high level of the externally applied SCLK signal. Data is clocked into the AD7710 on the high level of this

SCLK signal with the MSB transferred first. On the last active high time of SCLK, the LSB is loaded to the AD7710.

Figure 13b shows a timing diagram for a write operation to the AD7710 with TFS returning high during the write operation and returning low again to write the rest of the data word. Timing parameters and functions are very similar to that outlined for Figure 13a, but Figure 13b has a number of additional times to show timing relationships when TFS returns high in the middle of transferring a word.

Data to be loaded to the AD7710 must be valid prior to the rising edge of the SCLK signal. TFS should return high during the low time of SCLK. After TFS returns low again, the next bit of the data word to be loaded to the AD7710 is clocked in on next high level of the SCLK input. On the last active high time of the SCLK input, the LSB is loaded to the AD7710.




Figure 13a. External-Clocking Mode, Control/Calibration Register Write Operation




Figure 13b. External-Clocking Mode, Control/Calibration Register Write Operation (TFS Returns High During Write Operation)

REV. F -23-

# SIMPLIFYING THE EXTERNAL CLOCKING MODE INTERFACE

In many applications, the user may not require the facility of writing to the on-chip calibration registers. In this case, the serial interface to the AD7710 in external clocking mode can be simplified by connecting the TFS line to the A0 input of the AD7710 (see Figure 14). This means that any write to the device will load data to the control register (since A0 is low while TFS is low) and any read to the device will access data from the output data register or from the calibration registers (since A0 is high while RFS is low). It should be noted that in this arrangement the user does not have the capability of reading from the control register.




Figure 14. Simplified Interface with TFS Connected to A0

Another method of simplifying the interface is to generate the TFS signal from an inverted RFS signal. However, generating the signals the opposite way around (RFS from an inverted TFS) will cause writing errors.

MICROCOMPUTER/MICROPROCESSOR INTERFACING
The AD7710's flexible serial interface allows for easy interface
to most microcomputers and microprocessors. Figure 15 shows
a flowchart diagram for a typical programming sequence for
reading data from the AD7710 to a microcomputer while Figure
16 shows a flowchart diagram for writing data to the AD7710.
Figures 17, 18 and 19 show some typical interface circuits.

The flowchart of Figure 15 is for continuous read operations from the AD7710 output register. In the example shown, the DRDY line is continuously polled. Depending on the microprocessor configuration, the DRDY line may come to an interrupt input in which case the DRDY will automatically generate an interrupt without being polled. The reading of the serial buffer could be anything from one read operation up to three read operations (where 24 bits of data are read into an 8-bit serial register). A read operation to the control/calibration registers is similar but in this case the status of DRDY can be ignored. The A0 line is brought low when the RFS line is brought low when reading from the control register.

The flowchart also shows the bits being reversed after they have been read in from the serial port. This depends on whether the microprocessor expects the MSB of the word first or the LSB of the word first. The AD7710 outputs the MSB first.

The flowchart for Figure 16 is for a single 24-bit write operation to the AD7710 control or calibration registers. This shows data

being transferred from data memory to the accumulator before being written to the serial buffer. Some microprocessor systems will allow data to be written directly to the serial buffer from data memory. The writing of data to the serial buffer from the accumulator will generally consist of either two or three write operations, depending on the size of the serial buffer.




Figure 15. Flowchart for Continuous Read Operations to the AD7710

The flowchart also shows the option of the bits being reversed before being written to the serial buffer. This depends on whether the first bit transmitted by the microprocessor is the MSB or the LSB. The AD7710 expects the MSB as the first bit in the data stream. In cases where the data is being read or being written in bytes and the data has to be reversed, the bits will have to be reversed for every byte.

-24- REV. F




Figure 16. Rowchart for Single Write Operation to the AD7710

## AD7710 to 8XC51 Interface

Figure 17 shows an interface between the AD7710 and the 8XC51 microcontroller. The AD7710 is configured for its external clocking mode while the 8XC51 is configured in its Mode 0 serial interface mode. The DRDY line from the AD7710 is connected to the Port P1.2 input of the 8XC51 so the DRDY line is polled by the 8XC51. The DRDY line can be connected to the INT1 input of the 8XC51 if an interrupt driven system is preferred.




Figure 17. AD7710 to 8XC51 Interface

Table VII shows some typical 8XC51 code used for a single 24-bit read from the output register of the AD7710. Table VIII shows some typical code for a single write operation to the control register of the AD7710. The 8XC51 outputs the LSB first in a write operation while the AD7710 expects the MSB first so the data to be transmitted has to be rearranged before being written to the output serial register. Similarly, the AD7710 outputs the MSB first during a read operation while the 8XC51 expects the LSB first. Therefore, the data which is read into the serial buffer needs to be rearranged before the correct data word from the AD7710 is available in the accumulator.

Table VII. 8XC51 Code for Reading from the AD7710

Table VII. 8XC51 Code	e for Reading from the AD7710
MOV SCON,#00010001B;	Configure 8051 for MODE 0
	Operation
MOV IE,#00010000B;	Disable All Interrupts
SETB 90H;	Set Pl. 0, Used as RFS
SETB 91H;	Set Pl. 1, Used as TFS
SETB 93H;	Set P1.3, Used as A0
MOV R1,#003H;	Sets Number of Bytes to Be Read in
	A Read Operation
MOV R0,#030H;	Start Address for Where Bytes Will
	Be Loaded
MOV R6,#004H;	Use P1.2 as DRDY
WAIT:	
NOP;	
MOV A,P1;	Read Port 1
ANL A,R6;	Mask Out All Bits Except DRDY
JZ READ;	If Zero Read
SJMP WAIT;	Otherwise Keep Polling
READ:	_
CLR 90H;	Bring RFS Low
CLR 98H;	Clear Receive Flag
POLL:	
JB 98H, READ1	Tests Receive Interrupt Flag
SJMP POLL	
READ 1:	
MOV A,SBUF;	Read Buffer
RLC A;	Reurrange Duta
MOV B. 0, C;	Reverse Order of Bits
RLC A; MOV B.1,C; RLC A	
RLC A; MOV B.3,C; RLC A	
RLC A; MOV B.5,C; RLC A	A; MOV B.6,C;
RLC A; MOV B.7,C;	
MOV A,B;	Wide Person Manager
MOV @R0,A;	Write Data to Memory
INC R0;	Increment Memory Location
DEC RI	Decrement Byte Counter
MOV A,R1	I # 7
JZ END	Jump if Zero
JMP WAIT END:	Fetch Next Byte
	Bring RFS High
SETB 90H	Dung KTo Dign
FIN:	
SJMP FIN	

REV. F -25-

Table VIII. 8XC51 Code for Writing to the AD7710

MOV SCON,#00000000B; Configure 8051 for MODE 0

Operation & Enable Serial Reception

MOV IE,#10010000B; Enable Transmit Interrupt
MOV IP,#00010000B; Prioritize the Transmit Interrupt

SETB 91H; Bring <u>TFS</u> High SETB 90H; Bring <u>TFS</u> High

MOV R1,#003H; Sets Number of Bytes to Be Written

in a Write Operation

MOV R0,#030H; Start Address in RAM for Bytes

MOV A,#00H; Clear Accumulator MOV SBUF,A; Initialize the Serial Port

WAIT:

JMP WAIT; Wait for Interrupt

INT ROUTINE:

NOP; Interrupt Subroutine

MOV A,R1; Load R1 to Accumulator

JZ FIN; If Zero Jump to FIN

DEC R1; Decrement R1 Byte Counter

MOV A,@R; Move Byte into the Accumulator

INC R0; Increment Address

RLC A; Rearrange Data—From LSB First

to MSB First

MOV B.0,C; RLC A; MOV B.1,C; RLC A;
MOV B.2,C; RLC A; MOV B.3,C; RLC A;
MOV B.4,C; RLC A; MOV B.5,C; RLC A;
MOV B.6,C; RLC A: MOV B.7,C; MOV A,B;
CLR 93H; Bring A0 Low
CLR 91H; Bring TFS Low
MOV SBUF,A; Write to Serial Port
RETT: Return from Subroutine

RETI; FIN:

SETB 91H; Set TFS High SETB 93H; Set A0 High

RETI; Return from Interrupt Subroutine

#### AD7710 to 68HC11 Interface

Figure 18 shows an interface between the AD7710 and the 68HC11 microcontroller. The AD7710 is configured for its external clocking mode while the SPI port is used on the 68HC11 which is in its single chip mode. The DRDY line from the AD7710 is connected to the Port PC0 input of the 68HC11 so the DRDY line is polled by the 68HC11. The DRDY line can be connected to the IRQ input of the 68HC11 if an interrupt driven system is preferred. The 68HC11 MOSI and MISO lines should be configured for wired-or operation. Depending on the interface configuration, it may be necessary to provide bidirectional buffers between the 68HC11's MOSI and MISO lines.

The 68HC11 is configured in the master mode with its CPOL bit set to a logic zero and its CPHA bit set to a logic one. With a 10 MHz master clock on the AD7710, the interface will operate with all four serial clock rates of the 68HC11.




Figure 18. AD7710 to 68HC11 Interface

#### AD7710 to ADSP-2105 Interface

An interface circuit between the AD7710 and the ADSP-2105 microprocessor is shown in Figure 19. In this interface, the AD7710 is configured for its self-clocking mode while the RFS and TFS pins of the ADSP-2105 are configured as inputs and the ADSP-2105 serial clock line is also configured as an input.

When the ADSP-2105's serial clock is configured as an input it needs a couple of clock pulses to initialize itself correctly before accepting data. Therefore, the first read from the AD7710 may not read correct data. In the interface shown, a read operation to the AD7710 accesses either the output register or the calibration registers. Data cannot be read from the control register. A write operation always writes to the control or calibration registers.

DRDY is used as the frame synchronization pulse for read operations from the output register and it is decoded with A0 to drive the RFS inputs of both the AD7710 and the ADSP-2105. The latched A0 line drives the TFS inputs of both the AD7710 and the ADSP-2105 as well as the AD7710 A0 input.




Figure 19. AD7710 to ADSP-2105 Interface

#### APPLICATIONS

Figure 20 shows a strain gage interfaced directly to one of the analog input channels of the AD7710. The differential inputs to the AD7710 are connected directly to the bridge network of the strain gage. In the diagram shown, the on-chip reference of the AD7710 provides the voltage for the bridge network and also provides the reference voltage for the AD7710. An alternative scheme, outlined in Figure 21, shows the analog positive supply voltage powering the bridge network and the AD7710 with the

reference voltage for the AD7710 generated across a resistor which is placed in series with the bridge network. In this case, the value of the reference resistor is determined by the required reference voltage divided by the value of the excitation current.

The on-chip PGA allows the AD7710 to handle an analog input voltage range as low as 20 mV full scale. The differential inputs of the part allow this analog input range to have an absolute value anywhere between  $V_{SS}$  and  $AV_{DD}$ .




Figure 20. Strain-Gage Application with the AD7710




Figure 21. Alternate Scheme for Generating AD7710 Reference Voltage


REV. F -27-

# C1654e-0-10,99


# OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


# Plastic DIP (N-24)



# Cerdip (Q-24)



# SOIC (R-24)



PRINTED IN U.S.A.