



TABLE OF CONTENTS	
1.	BLOCK DIAGRAM
2.-9.	SINE CHANNEL 0-7
10.	MICROPROCESSOR
11.	MEMORIES
12.	CLOCKS
13.	DIGITAL I/O
14.	VME FPGA
15.	VME BUS
16.	POWER
17.	POWER TWO
18.	BIST
19.-21.	CHANNEL FPGA

COPYRIGHT © 2011 HIGHLAND TECHNOLOGY
ENGINEERING CHANGE ORDERS MAY APPLY

VME P1

B
U
F
F
E
R
S

VME
FPGA

MICROPROCESSOR

CLOCKS

E2 ROM

E2 ROM

VOLTAGE
REGULATORS

ENGINEER JL/RG	DATE 12/1/11	HIGHLAND TECHNOLOGY INC.	
DRAWN MS/LL	12/1/11	SCHEMATIC, V346	
CHECKED		VME WAVEFORM GENERATOR	
APPROVED		DRAWING NO: 22S346	
RELEASED		REV: C	
SHEET: 1 OF 21		FILENAME:22S246C.SCH	