MIPS Encoding Reference

Instruction Encodings

Each MIPS instruction is encoded in exactly one word (32 bits). There are three encoding formats.

Register Encoding

This encoding is used for instructions which do not require any immediate data. These instructions receive all their operands in registers. Additionally, certain of the bit shift instructions use this encoding; their operands are two registers and a 5-bit shift amount.

oooooss sssttttt dddddaaa aaffffff

Field	Width	Description							
o	6	Instruction opcode. This is 000000 for instructions using this encoding.							
S	5	source register, in the range 0-31.							
t	5	ond source register, in the range 0-31.							
d	5	stination register, in the range 0-31.							
a	5	Shift amount, for shift instructions.							
f		Function. Determines which operation is to be performed. Values for this field are documented in the tables at the bottom of this page.							

Immediate Encoding

This encoding is used for instructions which require a 16-bit immediate operand. These instructions typically receive one operand in a register, another as an immediate value coded into the instruction itself, and place their results in a register. This encoding is also used for load, store, branch, and other instructions so the use of the fields is different in some cases.

Note that the "first" and "second" registers are not always in this order in the assembly language; see "Instruction Syntax" for details.

oooooss sssttttt iiiiiiii iiiiiiii

Field	Width	Description								
o		Instruction opcode. Determines which operation is to be performed. Values for this field are documented in the tables at the bottom of this page.								
S	5	st register, in the range 0-31.								
t	5	econd register, in the range 0-31.								
i	Immediate data. These 16 bits of immediate data are interpreted differently for different instructions. 2 complement encoding is used to represent a number between -2 ¹⁵ and 2 ¹⁵ -1.									

Jump Encoding

This encoding is used for jump instructions, which require a 26-bit immediate offset. It is also used for the trap instruction.

ooooooii iiiiiiii iiiiiiii iiiiiiii

Field	Width	Description
		Instruction opcode. Determines which operation is to be performed. Values for this field are documented in

o	6	the tables at the bottom of this page.	
;		Immediate data. These 26 bits of immediate data are interpreted differently for different instructions. 2's-	
1	26	complement encoding is used to represent a number between -2^{25} and 2^{25} -1.	

Instruction Syntax

This is a table of all the different types of instruction as they appear in the assembly listing. Note that each syntax is associated with exactly one encoding which is used to encode all instructions which use that syntax.

Encoding	Syntax	Template	Comments
	ArithLog	f \$d, \$s, \$t	
	DivMult	f \$s, \$t	
	Shift	f \$d, \$t, a	
Register	ShiftV	f \$d, \$t, \$s	
	JumpR	f\$s	
	MoveFrom	f \$d	
	MoveTo	f\$s	
	ArithLogI	o \$t, \$s, i	
	LoadI	o \$t, immed32	i is high or low 16 bits of immed32
Immediate	Branch	o \$s, \$t, label	i is calculated as (label - (current + 4)) >> 2
	BranchZ	o \$s, label	i is calculated as (label - (current + 4)) >> 2
	LoadStore	o \$t, i (\$s)	
Lumn	Jump	o label	i is calculated as (label - (current + 4)) >> 2
Jump	Trap	o i	

Opcode Table

These tables list all of the available operations in MIPS. For each instruction, the 6-bit opcode or function is shown. The syntax column indicates which syntax is used to write the instruction in assembly text files. Note that which syntax is used for an instruction also determines which encoding is to be used. Finally the operation column describes what the operation does in pseudo-Java plus some special notation as follows:

"MEM [a]:n" means the n bytes of memory starting with address a.

The address must always be aligned; that is, a must be divisible by n, which must be a power of 2.

- "LB (x)" means the least significant 8 bits of the 32-bit location x.
- "LH (x)" means the least significant 16 bits of the 32-bit location x.
- "HH (x)" means the most significant 16 bits of the 32-bit location x.
- "SE (x)" means the 32-bit quantity obtained by extending the value x on the left with its most significant bit.
- "ZE (x)" means the 32-bit quantity obtained by extending the value x on the left with 0 bits.

	Arithmetic and Logical Instructions								
Instruction	Opcode/Function	Syntax	Operation						
add	100000	ArithLog	\$d = \$s + \$t						
addu	100001	ArithLog	\$d = \$s + \$t						
addi	001000	ArithLogI	\$t = \$s + SE(i)						
addiu	001001	ArithLogI	\$t = \$s + SE(i)						
and	100100	ArithLog	\$d = \$s & \$t						

001001 001000 Opcode/Function 100000 100100	JumpR Syntax LoadStore	pc = \$s Load Instructions Operation					
Opcode/Function	JumpR Syntax	pc = \$s Load Instructions Operation					
001000	JumpR	pc = \$s Load Instructions					
		pc = s					
	L D	sampR $sampR$ $sampR$ $sampR$ $sampR$ $sampR$ $sampR$ $sampR$ $sampR$ $samP$					
000011	Jump	A · A					
	Jump	$ pc += i \ll 2 $					
	Syntax	Operation					
		Jump Instructions					
000101	Branch	if (\$s != \$t) pc += i << 2					
000110	BranchZ	$if (\$s \le 0) pc += i \le 2$					
000111	BranchZ	if (\$s > 0) pc += i << 2					
000100	Branch	if (\$s == \$t) pc += i << 2					
Opcode/Function	Syntax	Operation					
		Branch Instructions					
001001	ArithLogI	\$t = (\$s < SE(i))					
001010	ArithLogI	\$t = (\$s < SE(i))					
101001	ArithLog	d = (s < t)					
101010	ArithLog	\$d = (\$s < \$t)					
Opcode/Function	Syntax	Operation					
		Comparison Instructions					
011000	LoadI						
011001	LoadI	HH (\$t) = i					
Opcode/Function	Syntax	Operation					
		Constant-Manipulating Instructions					
001110		$\mathbf{s} = \mathbf{s} \wedge \mathbf{ZE}(\mathbf{i})$					
		$\begin{vmatrix} s & s & s \\ s & s & s \end{vmatrix}$					
		\$d \$5 \$t					
		\$d \$t > 1					
		$\begin{vmatrix} \mathbf{s}\mathbf{d} - \mathbf{s}\mathbf{t} >>> \mathbf{a} \\ \mathbf{s}\mathbf{d} = \mathbf{s}\mathbf{t} >>> \mathbf{s}\mathbf{s} \end{vmatrix}$					
		$\begin{vmatrix} su - st >> ss \\ \\ sd = st >>> a \end{vmatrix}$					
		$\begin{aligned} & \ \mathbf{s} \mathbf{d} = \mathbf{s} \mathbf{t} >> \mathbf{a} \\ & \ \mathbf{s} \mathbf{d} = \mathbf{s} \mathbf{t} >> \mathbf{s} \mathbf{s} \end{aligned}$					
		$\begin{aligned} & \ \mathbf{s} \mathbf{d} - \mathbf{s} \mathbf{t} << \mathbf{s} \mathbf{s} \ \\ & \ \mathbf{s} \mathbf{d} - \mathbf{s} \mathbf{t} \ \\ & \ \mathbf{s} \mathbf{d} - \mathbf{s} \mathbf{s} \ \end{aligned}$					
		$\begin{vmatrix} \mathbf{s} \mathbf{d} = \mathbf{s} \mathbf{t} << \mathbf{a} \\ \begin{vmatrix} \mathbf{s} \mathbf{d} + \mathbf{s} \mathbf{d} \\ \mathbf{s} \end{vmatrix} $					
		$\begin{array}{c c} \$t = \$s \mid ZE(i) \\ \hline \\ \$t = \$s \mid ZE(i) \\ \hline \end{array}$					
		$\begin{array}{c} \ \$d = \$s \mid \$t \\ \\ \ \$d = \$s \mid \$t \end{array}$					
		$ \$d = \sim (\$s \mid \$t) $					
		hi:lo = \$s * \$t					
		hi:lo = \$s * \$t					
011011	DivMult	$lo = s_S / t$; $hi = s_S % t$					
011010	DivMult	$lo = s_s / t$; $hi = s_s % t$					
	011011 011000 011001 100111 100101 000100 000010 000110 100010 100010 001110 001110 001110 001110 001110 011001 011001 00101 001010 00101 001010 001010 001010 001010 001010 000101 000111 000101 000101 000111 000101 000111 000110 000111 000110 000111	DivMult DivM					

-,			3							
lh	100001	LoadStore	\$t = SE (MEM [\$s + i]:2)							
lhu	100101	LoadStore	\$t = ZE (MEM [\$s + i]:2)							
lw	V									
	Store Instructions									
Instruction	Instruction Opcode/Function Syntax Operation									
sb	101000	LoadStore	MEM [\$s + i]:1 = LB (\$t)							
sh	101001	LoadStore	MEM [\$s + i]:2 = LH (\$t)							
sw	101011	LoadStore	MEM [\$s + i]:4 = \$t							
	Data Movement Instructions									
Instruction	Opcode/Function	Syntax	Operation							
mfhi	010000	MoveFrom	\$d = hi							
mflo	010010	MoveFrom	d = lo							
mthi	010001	MoveTo	hi = s							
mtlo	010011	MoveTo	lo = s							
		E	xception and Interrupt Instructions							
Instruction	Opcode/Function	Syntax	Operation							
trap	011010	Trap	Dependent on operating system; different values for immed26 specify different operations. See the <u>list of traps</u> for information on what the different trap codes do.							

Opcode Map

ROOT

Table of opcodes for all instructions:

	000	001	010	011	100	101	110	111
000	REG		j	jal	beq	bne	blez	bgtz
001	addi	addiu	slti	sltiu	andi	ori	xori	
010								
011	llo	lhi	trap					
100	lb	lh		lw	lbu	lhu		
101	sb	sh		sw				
110								
111								

REG

Table of function codes for register-format instructions:

	000	001	010	011	100	101	110	111
000	sll		srl	sra	sllv		srlv	srav
	jr							
010	mfhi	mthi	mflo	mtlo				
011	mult	multu	div	divu				
100	add	addu	sub	subu	and	or	xor	nor
101			slt	sltu				

110				
111				

David R. Cheriton School of Computer Science University of Waterloo Waterloo, Ontario, Canada N2L 3G1

Campaign Waterloo

Tel: 519-888-4567 x33293

Fax: 519-885-1208

 $\underline{Contact} \mid \underline{Feedback} : \underline{cs\text{-}webmaster} \underline{@cs.uwaterloo.ca} \mid \underline{David} \ R. \ \underline{Cheriton} \ \underline{School} \ \underline{of} \ \underline{Computer} \ \underline{Science} \mid \underline{Faculty} \ \underline{of}$

Mathematics

Valid HTML 4.01! Valid CSS! Last modified: Monday, 23-Aug-2010 16:11:56 EDT

- DRCSCS Home
- ISG
 - Cover Pages
 - XAS Account
 - Policies
 - o Course Work
 - <u>Language / Technology Resources</u>
 - **–** (
 - C++
 - Java
 - MIPS
 - Differences from textbook
 - Binary encoding
 - MIPS Tools Documentation
 - List of Traps
 - Python
 - Scheme
 - Mac OS X
 - Unix
 - General Repository
 - o Odyssey

