
Lab 08 Cache (Part B) - Optimization -


Review Previous Session

- Direct Mapped Cache
 - One line per set
 - Assume: cache block size 8 bytes




Review Previous Session

- 2-Way Set Associative Cache
 - Two lines per set
 - Assume: cache block size 8 bytes




Review Previous Session

- When the cache is full,
 - Direct Mapped Cache
 - Old line is evicted and replaced
 - E-way Set Associative Cache
 - One line in set is selected for eviction and replacement
 - Replace policies: random, least recently used (LRU), ...




Cache Replacement Policy

- Least Recently Used (LRU)
 - Replace the cache block which was used least recently




Hit Ratio

- The percentage of accesses that result in cache hits
- Example
 - 32 bytes direct mapped cache with a block size of 16 bytes
 - Row-major order



Hit Ratio


- The percentage of accesses that result in cache hits
- Example
 - 32 bytes direct mapped cache with a block size of 16 bytes
 - How about Column-major order?



Example: Matrix Multiplication

- Assume
 - Cache block = 8 doubles

- Inner iteration
 - n/8 + n = 9n/8 misses
- Total misses
 - $9n/8 * n^2 = (9/8) * n^3$



Example: Blocked Matrix Multiplication


Assume

- Cache block = 8 doubles
- Three blocks \blacksquare fit into cache: $3B^2 < C$

Example: Blocked Matrix Multiplication

Block Iteration

- $B^2/8$ misses for each block
- $2n/B * B^2/8 = nB/4$
- Total misses
 - nB/4 * (n/B)² = $n^3/(4B)$



Cachegrind

- Simulating how your program interacts with a machine's cache hierarchy and branch predictor
- For modern machines that have three or four levels of cache, Cachegrind simulates the *first-level* and *last-level* caches
 - Instruction Cache: I1, LLi
 - Data Cache: D1, LLd

```
==19042== I refs:
                         821,074,275
==19042== I1 misses:
                                 852
==19042== LLi misses:
                                 841
==19042== I1 miss rate:
                                0.00%
==19042== LLi miss rate:
                                0.00%
==19042==
             refs:
                         345,648,721 (327,742,988 rd + 17,905,733 wr)
==19042== D
==19042== D1 misses:
                                                                 547 wr)
                            137,974 (
                                           137,427 rd
==19042== LLd misses:
                             13,928
                                           13,410 rd
                                                                 518 wr)
==19042== D1 miss rate:
                                               0.0%
                                 0.0% (
                                                                 0.0%
==19042== LLd miss rate:
                                0.0% (
                                               0.0%
                                                                 0.0%
==19042==
==19042== LL refs:
                            138,826 (
                                           138,279 rd
                                                                 547 wr)
==19042== LL misses:
                             14,769
                                           14,251 rd
                                                                 518 wr)
                                 0.0%
==19042== LL miss rate:
                                               0.0%
                                                                 0.0%
```

Cachelab Part B

- Optimize matrix transpose $(A \rightarrow A^T)$
 - Write the efficient code with the highest hit ratio (i.e. minimize the cache miss)
- Reference README file
 - Notice 'Blocking' technique
 - You would be better to think about diagonal entries