

Flat schematic intentionally used for Rev A validation. Functional blocks are separated visually; all inter-block nets use named global labels.

USB / LI-ION CHARGER + LOAD SHARING – MCP73812 + A03401A

-300 mA charge. CE is MCU-controlled and defaults low. USB feeds SYS through Schottky; battery feeds SYS through Q101 only when USB is absent.


[illegible]

Replacement daughterboard keeps the original case USB-C opening; smartification board returns muxed UNNI_AC here. ^{5.1k}

Q101: 100k from USB to gate + 1M gate pulldown. USB present -> PMOS off; USB absent -> battery path on.


3.3 V ESP SUPPLY – TPS63031 BUCK-BOOST

TPS613222A is hard-disconnected in normal battery mode. Q104 forces BOOST_GATE low whenever real USB is present.




U103/U104 are AP22913 logical symbols; PCB target is AP22913W6-7 SOT-26. OFF-state TRCB prevents backfeed between real USB and boosted 5 V.

ADC SENSE




TPS63031 fixed 3.3 V: FB is visibly tied to VOUT; PS/SYNC is wired low for power-save.



Pin connection diagram for ESP32-C6-MINI-1P21. The diagram shows the microcontroller with pins 1 through 31 connected to various components. Pin 1 is GND, Pin 2 is 3V3, Pin 3 is 3V3, Pin 4 is GND, Pin 5 is BACKLIGHT_ADC, Pin 6 is RT_IN, Pin 7 is RH_IN, Pin 8 is EN, Pin 9 is CO2_SDA, Pin 10 is CO2_SCL, Pin 11 is ESP_BOOT, Pin 12 is BAT_ADC, Pin 13 is USB_ADC, Pin 14 is USB_P, Pin 15 is USB_N, Pin 16 is TOUCH_CTL, Pin 17 is BOOST_CMD, Pin 18 is BAT_TEMP_EXCITE, Pin 19 is CHARGE_EN, Pin 20 is CO2_SCL, Pin 21 is BAT_TEMP_ADC, Pin 22 is BOOST_EN, Pin 23 is USB_P, Pin 24 is USB_N, Pin 25 is TOUCH_CTL, Pin 26 is CO2_SCL, Pin 27 is BAT_TEMP_ADC, Pin 28 is BOOST_EN, Pin 29 is USB_N, Pin 30 is UART_RX, Pin 31 is UART_TX. The diagram also shows a 3V3 supply and a GND connection.


GPI04/5/8/9/15 are strapping pins; Rev A avoids them for Unni runtime signals except GPI09 used only as BOOT.



USB D+/D-: the schematic bus groups the pair; the 22-ohm series resistors are shown inline and are placed close to U1.

{USB_RAW_P USB_RAW_N}

{USB_P USB_N}



All Unni signal connections are T-taps. Removing the smartification PCB leaves the original Unni signal paths untouched.

Unni C02 Smartification	
Sheet: /	
File: unni-smartification-c6.kicad_sch	
Title: Unni C02 Smartification – ESP32–C6 Rev A	
Size: A3	Date: 2026–08–18
KiCad E.D.A. 10.0.5	Rev: A–v11–lowest–power Id: 1/1