

<b>Skills</b>	Languages	C++, Python, Bash, Chisel
	Hardware	Verilog, VHDL, Cadence Virtuoso
	Libraries	STL, pthreads
	Tools	Intel Pin, RISC-V Spike-PK, Xilinx
	Platforms	Xilinx Alveo u250, Zedboard
	Operating Systems	Ubuntu, Microsoft Windows
	Simulators	Sniper, Chipyard, Firesim
<b>Relevant Experience</b>	<b>Research intern</b>	August'22 - February'23
	Compute System Architecture unit, imec	
	Working on adapting systolic-array based accelerators for superconducting technologies targeted at AI/HPC applications	
	<b>Graduate Research Assistant</b>	Fall'17 - Present
	Performance Lab, Ghent University	
	<b>Graduate Technical Intern</b>	May'16 - December'16
	Microarchitecture Research Labs, Intel, Bangalore, India	
	Developed a visualization tool(in python and C++) aiding the analysis to find performance bottlenecks and improving IPC gains. Workload characterization using VTune Amplifier	
	<b>Graduate Research Assistant</b>	Fall'14 - Spring'16
	Computer Architecture Group, University of Connecticut	
<b>Education</b>	<b>Ghent University</b>	Fall'17 - July'23(expected)
	Doctor of Philosophy, Computer Science and Engineering	
	Graduate Courses: VLSI Technology, FPGA Design, Physics of MRI imaging, Statistics using python	
	<b>University of Connecticut</b>	August '14 - December'16
	Master of Science, Electrical and Computer Engineering GPA : 3.4/4 Graduate Courses (Applied Probability and Stochastic Process, Advanced Storage Systems, Neural Computing, Computer Architecture, Advanced Computer Architecture, Machine Learning[Coursera]) Thesis: WCET Analysis for Concurrent Execution of Multiple Applications on Safety Critical Embedded Multicores	
	<b>Anna University, Chennai</b>	August '10 - May'14
	Bachelor of Engineering, Electronics and Communication	
	First Class	
	Relevant coursework : VLSI Design (Theory and Laboratory), Digital Design (Theory and Laboratory), Data Structures and Object Oriented Design, Microprocessors and Microcontrollers	
<b>Patents</b>	<b>CPU with multiple instruction queues</b> , L. Eeckhout, <b>K. Lakshminarasimhan</b> and A. Naithani, filed at European Patent Office (EPO) WO2022069374A1 WIPO (PCT)	
<b>Publications</b>	The Forward Slice Core: A High-Performance, Yet Low-Complexity Microarchitecture. <b>Kartik Lakshminarasimhan</b> , Ajeya Naithani, Josu Feliu, and Lieven Eeckhout. ACM Trans. Archit. Code Optim. 19, 2, Article 17 (June 2022), 25 pages. <a href="https://doi.org/10.1145/3499424">https://doi.org/10.1145/3499424</a> (TACO'22)	
	The Forward Slice Core Microarchitecture, <b>K. Lakshminarasimhan</b> , A. Naithani, J. Feliu Perez, and L. Eeckhout, International Conference on Parallel Architectures and Compilation Techniques (PACT), Oct 2020	

A Lightweight Spatio-temporally Partitioned Multicore Architecture for Concurrent Execution of Safety Critical Workloads, Q.Shi, **K.Lakshminarasimhan**, C. Noll, E. Scholte, O.Khan SAE 2016 Aerospace Systems and Technology Conference(ASTC), September,2016

Efficient Parallelization of Path Planning Workload on Single-chip Shared-memory Multicores M. Ahmad, **K. Lakshminarasimhan**, O. Khan, IEEE High Performance Extreme Computing Conference, (HPEC'15), September 2015

Performance and Energy Efficient Cache System Design : Simultaneous Execution of Multiple Applications across Heterogeneous Cores, Venkateswaran Nagarajan, **K.Lakshminarasimhan**, et al. presented at IEEE Symposium on VLSI(ISVLSI'13), Natal, Brazil

## Projects

**Shift Register Design for LCoS micro-display** Spring'22  
Schematic and layout design of a 5-bit Shift Register in ON semiconductor 0.35  $\mu\text{m}$  process using Cadence Virtuoso

**Optimizing CNN Kernels on FPGA** Fall'21  
FPGA Synthesis and timing simulation of CNN kernels (written in VHDL)

**TinyMLPerf Benchmark suite** Summer, Fall'20  
Part of the TinyMLPerf working group as a benchmark developer . Contributing code to the Keyword Spotting benchmark in TF2.0 using DS-CNN. (Python/TF2/Keras)

**Complexity-effective microarchitectures** Fall17 - Present  
Exploring the performance gap between in-order and OOO cores by adding simple structures on top of an in-order cores (Simulators used : Sniper, Chipyard, Firesim)

**Multiprogram support for Graphite Many-core Simulator** Fall14 ,Summer'15  
Part of a team to implement multiprogram support in the lite (no memory/system call emulation) mode of Graphite simulator. Studied the multiprogramming methodology in Dynamic Binary Translation(DBT) based simulators of ZSim(uses PIN and system calls) and Sniper(uses PinPoint and PinPlay and Unix Pipes).

**Partitioning Shared Resources in a Multicore** Summer'15, Fall'15  
Implemented Way-Partitioning in shared last level cache, spatial and temporal partitioning of shared memory controllers.

**Computation and Learning in Biological Neuron Models** Spring,Summer'15  
Tried to study computation and learning mechanisms in biological neural models of Hodgkin Huxley and Izhikevich using Neuron.

**Parallel Support Vector Machines Training using Pthreads** Spring'16  
Implemented scalable serial and parallel versions of : Kernel trick in SVM and simplified version of Sequential Minimization Optimization Algorithm.

**ARM Bus Architecture Design** December'13 - April'14  
Bachelors' project : FPGA implementation of AXI-APB bridge architecture in AMBA 3.0 using Bluespec System Verilog.

## References

Prof.Lieven Eeckhout  
Professor, Department of Electronics and Information Systems, Ghent University  
lieven.eeckhout@ugent.be