

4 MEMORY SUBSYSTEM

4.1 OVERVIEW

S3C6400X
NAND, CF, SROM, DRAM, OneNAND, Static 16-bit DRAM, OneNAND, NAND, CF, EBI, MEMORY PORT 0

4.2 FEATURE

S3C6400X

- 64-bit slave interface, 32-bit AXI slave interface, 32-bit AHB Master interface, SFR 32-bit AHB slave interface DMC SFR APB interface 가
- Memory Port0(DMC0) DRAM 32-bit AXI slave interface APB interface
- Memory Port1(DMC1) DRAM 64-bit AXI slace interface APB interface
- Memory port0 EBI(External Bus Interface)
- Memory port1 DMC1
- XSELNAND NAND OneNAND
- CFCON memory port0 (Indirect) CF I/F
- memory port0 Xm0CSn[1:0] SROMC .(be dedicated for ?)
- memory port0 Xm0CSn[7:6] DRAM (DMC0)
- NAND OneNAND7} Xm0CSn[2]
- memory port1 Data pin[31:16] system (MEM_SYS_CFG[7]) (configuration) memory port0 Address pin[26:16]
- EBI 6 (DMC0, SROMC, two OneNAND, CFCON, NFCON) pad interface
- Pad interface




Figure 4-1. Memory interface through EBI

4.3 FUNCTIONAL DESCRIPTION

MEM_SYS_CFG(0x7E00F120) & MEC_CFG_STAT(0x7E00F12C)

- Flash information
 - ◆ NAND Flash boot enable
 - ◆ Large page NAND Flash
 - 0= Small page NAND / 1= Large page NAND
 - ◆ Address Cycle
 - In Small page NAND, 0= 3 cycles / 1= 4 cycles
 - In Large page NAND, 0= 4 cycles / 1= 5 cycles
 - ◆ Page Size selection
 - In Small page NAND, 0= 256 byte / 1= 512 byte
 - In Large page NAND, 0= 1 kbyte / 1= 2kbyte
- Port information
 - ◆ SROM data bus width
 - SROM SFR
 - 0: 8-bit, 1: 16-bit
 - ◆ Address Expand
 - 0= memory port1 Xm1DATA[31:16]
 - 1= memory port0 Xm1DATA[31:16]
 - memory port1 data pin[31:16] memory port0 address pin[26:16]
 - ◆ Boot location

MEM_CFG_STAT[6:5]

| CFG_BOOT_LOC | Boot Location |
|--------------|------------------------------|
| 00 | Stepping Stone area in NFCON |
| 01 | SROMC CS0 |
| 10 | OneNANDC CS0 |
| 11 | Internal ROM |

● Memory port 0 CS

◆ memory port 0 (multiplexing)

◆ MP0_CS_SEL[0] MP0_CS_SEL[2] OneNAND NCON

MP0_CS_SEL[0] MP0_CS_SEL[2] XSELNAND pin

XSELNAND 0 OneNAND 1 XSELNAND 1 NCON

◆ NAND (XOM[4:3]=00) MP0_CS_SEL[1] MP0_CS_SEL[3]

Xm0CSn[2] Xm0CSn[3] NCON CS0 NCON CS1

XSELNAND 1

◆ OneNAND (XOM[4:1]=0110) MP0_CS_SEL[1] MP0_CS_SEL[3]

Xm0CSn[2] Xm0CSn[3] OneNAND CS0 OneNAND CS1

XSELNAND 0

| | MP0_CS_SEL | | | | | | XSELNAND | |
|-----------|------------|-----|-----|-----|-----|-----|----------|----------------------|
| | [5] | [4] | [3] | [2] | [1] | [0] | | |
| Xm0CSn[0] | - | - | - | - | - | - | x | SROMC Bank0 |
| Xm0CSn[1] | - | - | - | - | - | - | x | SROMC Bank1 |
| Xm0CSn[2] | - | - | - | - | 1 | - | x | SROMC Bank2 |
| | - | - | - | - | 0 | - | 1 | NCON0 |
| | - | - | - | - | 0 | - | 0 | OneNAND Controller 0 |
| Xm0CSn[3] | - | - | 1 | - | - | - | x | SROMC Bank3 |
| | - | - | 0 | - | - | - | 1 | NCON1 |
| | - | - | 0 | - | - | - | 0 | OneNAND Controller1 |
| Xm0CSn[4] | - | 0 | - | - | - | - | x | SROMC Bank4 |
| | - | 1 | - | - | - | - | x | CFCN |
| Xm0CSn[5] | 0 | - | - | - | - | - | x | SROMC Bank5 |
| | 1 | - | - | - | - | - | x | CFCN |

● CFCN Direct I/F

◆ 0= CFCN EBI

◆ 1= CFCN direct interface

● CKE (SPCONSLP[4](0x7F0088B0))

◆ 0= memory port0 Xm0CKE memory port1

Xm1CKE zero

◆ 1= memory port0 Xm0CKE memory port1

Xm1CKE one

- EBI



0= / 1= Circular



| CFG_FIX_PRI_TYPE | 1st | 2nd | 3rd | 4th | 5th | 6th |
|------------------|-----------|-----------------|-----------------|-----------------|-----------------|-------|
| 0, 6~7 | DMC 0 | SROMC | OneNANDC CS0 | OneNANDC CS1 | NFCON | CFCON |
| 1 | DMC 0 | OneNANDC CS0 | OneNANDC CS1 | SROMC | NFCON | CFCON |
| 2 | DMC 0 | OneNANDC CS1 | NFCON | SROMC | OneNANDC CS0 | CFCON |
| 3 | DMC 0 | NFCON | SROMC | OneNANDC CS0 | OneNANDC CS1 | CFCON |
| 4 | DMC 0 | CFCON | SROMC | OneNANDC CS0 | OneNANDC CS1 | NFCON |
| 5 | SRO MC | DMC0 | OneNANDC CS0 | OneNANDC CS1 | NFCON | CFCON |

- Bus Information

- ◆ QOS_OVERRIDE0

QoS Override ID DMC0

QOS_OVERRIDE0

0x7E00F124

- ◆ QOS_OVERRIDE1

QoS Override ID DMC1

QOS_OVERRIDE1

0x7E00F128

Revision History

| 2008.07.22 | | 1.0 | |
|------------|--|-----|--|
| | | | |
| | | | |