

SDRAM의 모든것











To store a 1 in this cell, a HIGH voltage is placed on the bit line, causing the capacitor to charge through the on transistor.





To store a 0 in this cell, a LOW voltage is placed on the bit line, causing the capacitor to discharge through the on transistor.






To read the DRAM cell, the bit line is precharged to a voltage halfway between HIGH and LOW, and then the word line is set HIGH.

Depending on the charge in the capacitor, the precharged bit line is pulled slightly higher or lower.

A sense amplifier detects this small change and recovers a 1 or a 0.






The read operation discharges the capacitor.


Therefore a read operation in a dynamic memory must be immediately followed by a write operation of the same value read to restore the capacitor charges.





The problem with this cell is that it is not bi-stable: only the state 0 can be kept indefinitely, when the cell is in state 1, the charge stored in the capacitor slowly dissipates and the data is lost.


BLACKDO



The solution is to periodically refresh the memory cells by reading and writing back each one of them.



SDRAM CONTROLLER





x4, x8, x16






그림. Pin configuration of 64M/128M SDRAM

SDRAM의 내부 구조





그림. Block diagram of 128M SDRAM



BANK





ADDRESS DECODING for SDRAM







그림. Address Decoding

SDRAM의 내부 구조



512 digit lines

그림. Memory Cell Array



Power-up sequence

- 1. Apply VDD and VDDQ at the same time. Keep CKE low during power up.
- 2. Wait for stable power.
- 3. Start clock and drive CKE high.


Caution Voltage on any input pin must not exceed VDD+0.3V during power up.

Initialization sequence


- 4. After stable power and stable clock, wait 200μs.
- 5. Issue precharge all command (PALL).
- 6. After tRP delay, issue 8 or more auto refresh commands (REF).
- 7. Set the mode register set command (MRS) to initialize the mode register.

Remark We recommend that you keep DQM and CKE high during initialization sequence to prevent data contention on the DQ bus.














그림. Field of Mode Register (with 128M SDRAM)



레이턴시






그림. Timing Differences between /CAS Latency = 2 and 3

BURST 오퍼레이션




그림. Read/Write Cycle with Burst Length of 8



BURST 오퍼레이션

[Burst length = 2]

Start Address (column address A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)	
0	0, 1	0, 1	
1	1, 0	1, 0	

[Burst length = 4]

Start Address (column address A1 through A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)	
00	0, 1, 2, 3	0, 1, 2, 3	
01	1, 2, 3, 0	1, 0, 3, 2	
10	2, 3, 0, 1	2, 3, 0, 1	
11	3, 0, 1, 2	3, 2, 1, 0	




SDRAM 커맨드 일람


Command	Symbol	Command Executable (Input) Condition	Remark
Mode register set	MRS	All banks are in idle status.	
CBR (auto) refresh	REF	All banks are in idle status.	
Self refresh	SELF	All banks are in idle status.	
Precharge select bank	PRE	tras after active command input (selected bank)	
Precharge all banks	PALL	tras after active command input (all banks)	
Bank active	ACT	Selected bank is in idle status.	
Write	WRIT	t _{RCD} after active command input (selected bank)	
Write with auto precharge	WRITA	trcd after active command input (selected bank)	
Read	READ	trcp after active command input (selected bank)	
Read with auto precharge	READA	trcp after active command input (selected bank)	
Burst stop	BST	During read or write operation	
No operation	NOP	All status	
Device deselect	DESL	All status	




SDRAM 읽기 타이밍



SDRAM 읽기 타이밍







SDRAM 읽기 타이밍






그림. Read Cycle with Auto Precharge



SDRAM 쓰기 타이밍




SDRAM 쓰기 타이밍






SDRAM 쓰기 타이밍





SDRAM 리플레쉬 타이밍





주요 신호 분석(DQM)




그림. DQM Control during Read Operation






그림. DQM Control during Write Operation



주요 신호 분석(CKE)









- Remarks 1. Commands cannot be input in the power down mode.
 - 2. Make sure that tREF is satisfied.














Caution When using concentrated refresh during normal operation, CBR refresh (auto refresh) must be concentrated and executed for the duration of the total number of refresh cycles before and after the self refresh operation.



총정리

