## NTHU 112 Fall Semester

系統晶片設計

# SOC Design Laboratory Lab4-1




組別:第18組

學號: 111061647, 111064537, 112061576

姓名: 盧人豪, 林亭君, 莊家政

#### Introduction

In Lab4-0, we set up the Caravel SoC environment and ran simulations. During our experiments, we observed the differences between using a logic analyzer interface and a Wishbone interface for implementing a counter and a GCD engine. These interfaces facilitate communication between the logic analyzer interface/Wishbone interface and the user project.



For the next part of this lab, we wrote firmware code (fir.c and fir.h) to implement the FIR engine. Additionally, we needed to establish interfaces for both Wishbone and the user BRAM. The entire workflow can be summarized as follows: The RISCV CPU uses the firmware code to perform FIR filtering, and the results are transmitted to the user project through the Wishbone interface, where the interface helps store the results in the user BRAM.

## **Explanation of your firmware code**

fir.h: This makes the same order of taps[N] from the original file so as inputsignal[N].

```
#ifndef __FIR_H_
#define __FIR_H_
#define N 11

int taps[N] = {0,-10,-9,23,56,63,56,23,-9,-10,0};
int inputbuffer[N];
int inputsignal[N] = {1,2,3,4,5,6,7,8,9,10,11};
int outputsignal[N];

void init_fir();
int* fir();
#endif
```

#### fir.c:

"initfir function": This function is marked with`\_\_attribute\_\_((section(".mprjram"))', indicating that it will be placed in a specific memory section (.mprjram). It is used to initialize the FIR filter by initializing two arrays, inputbuffer and outputsignal, which may be used as buffers to store input and output signals.

"fir function": This function is also marked with \_\_attribute\_\_((section(".mprjram")), so it will also reside in the same memory section. It implements the main computation of the FIR filter.

- First, it calls the initfir function to ensure the initial state of the FIR filter is set.
- Then, it iterates through the samples of the input signal using as for loop (in this
  code, N is a constant representing the number of samples).
- In each sample processing step, it stores the sample of the input signal in the
  inputbuffer array and also implements the operation of shifting data forward
  from the end of the inputbuffer, as known as inputbuffer[11]. Then
  inputbuffer[0] will be replaced by a new data and this is done to simulate a
  rolling buffer.
- Next, it performs the FIR filtering operation by applying a set of filter coefficients known as taps to the data in the inputbuffer, and stores the result in the outputsignal array.
- Finally, the fir function returns a pointer to the outputsignal array, which contains the output signal after being processed by the FIR filter.

```
#include "fir.h'
void __attribute__ ( ( section ( ".mprjram" ) ) ) initfir() {
    for (int i = 0; i < N; i++) {
        inputbuffer[i] = 0;
        outputsignal[i] = 0;
int* __attribute__ ( ( section ( ".mprjram" ) ) ) fir(){
   initfir();
    //write down your fir
    for (int i = 0; i < N; i++) {
        // Update the input buffer by shifting values
        for (int j = N - 1; j > 0; j--) {
            inputbuffer[j] = inputbuffer[j - 1];
        inputbuffer[0] = inputsignal[i];
        // Perform FIR filtering
       int result = 0;
        for (int j = 0; j < N; j++) {
            result += taps[j] * inputbuffer[j];
        outputsignal[i] = result;
    return outputsignal;
```

### How does it execute a multiplication in assembly code

In counter la fir.out ,we can observe the function mulsi3

In counter\_la\_fir.elf-fir.s ,we can see that it's doing multiplication.

```
190 .L9:
      .loc 1 24 27 discriminator 3
lui a5,%hi(taps)
191
192
      addi a4,a5,%lo(taps)
193
      lw a5,-32(s0)
slli a5,a5,2
194
195
196
      add a5,a4,a5
197
      lw a3,0(a5)
198
      .loc 1 24 44 discriminator 3
199
      lui a5,%hi(inputbuffer)
                                                   _attribute__ ( ( section ( ".mprjram" ) ) ) fir(){
200
      addi a4,a5,%lo(inputbuffer)
      lw a5,-32(s0)
slli a5,a5,2
201
202
203
      add a5,a4,a5
                                                     for (int j = N - 1; j > 0; j--) {
204
      lw a5,0(a5)
                                                       inputbuffer[j] = inputbuffer[j - 1];
205
      .loc 1 24 31 discriminator 3
                                                     inputbuffer[0] = inputsignal[i];
206
      mν
          a1,a5
207
      mv a0,a3
208
      call
                mulsi3
                                                     for (int j = 0; j < N; j++) {
      mν a5,a0
209
                                                       result += taps[j] * inputbuffer[j];
210
      mv a4,a5
                                                    outputsignal[i] = result;
      lw a5,-28(s0)
211
212
                                                  return outputsignal;
213
      add a5,a5,a4
      sw a5,-28(s0)
.loc 1 23 34 discriminator 3
214
215
216
      lw a5,-32(s0)
      addi a5,a5,1
217
          a5,-32(s0)
```

Combining two photos above, it can be seen that "\_\_mulsi3" is performing multiplication of two integers a0 and a1, with the result stored in a0. The specific calculation process involves bitwise processing of the digits in a1 using left shift (slli) and right shift (srli) operations to achieve integer multiplication.

# What address allocate for user project and how many space is required to allocate to firmware code

In section.lds, we can find address allocated for the user project is 0x38000000.

By examining the counter\_la\_fir.out file, we can determine that the entire mprjram requires 448 bytes, which is represented in hexadecimal as 0x1c0.

```
596 Disassembly of section .mprjram:
      598 38000000 < _mulsi3>: 599 38000000: 00050613 
600 38000004: 00000513 
601 38000008: 0015f693
                                                                                                                                                                                                                                                                                                                                         mv a2,a0
li a0,0
andi a3,a1,1
beqz a3,38000014 <__mulsi3+ 0x14>
add a0,a0,a2
srli a1,a1,0x1
slli a2,a2,0x1
bnez a1,38000008 <__mulsi3+ 0x8>
    601 38000000: 00151653
602 38000010: 00068463
603 38000010: 00050533
604 38000014: 0015d593
605 38000018: 00161613
606 38000010: fe0596e3
                                                                                                                                                                                                                                                                                     addi sp,sp,-32
sw s0,28(sp)
addi s0,sp,32
sw zero,-20(s0)
j 3800006c <initfir+ 0x48>
li a4,92
lw a5,-20(s0)
sili a5,a5,0x2
add a5,a4,a5
sw zero,0(a5)
li a4,136
lw a5,-20(s0)
slli a5,a5,0x2
add a5,a4,a5
sw zero,0(a5)
li a4,136
lw a5,-20(s0)
lli a5,a5,0x2
add a5,a4,a5
sw zero,0(a5)
lw a5,-20(s0)
lw a4,-20(s0)
lw a4,-20(s0)
lw a4,-20(s0)
lw a4,-20(s0)
lu a5,a5,1
sw a5,-20(s0)
lw a4,-20(s0)
lw a9,28(s0)
lw a9,28(s0)
addi sp,sp,32
ret
  609 38000024 (initfir):
610 38000024; fe010113
611 38000028; 00812e23
612 38000020; 00210413
613 38000020; 00210413
613 38000030; fe042623
614 38000034; 0380066
615 38000034; 0380003
616 38000040; 00279793
618 38000040; 00770753
629 38000040; 008800713
622 38000050; fe042783
622 38000050; 00070023
625 38000060; fe042783
624 38000050; 00070023
625 38000060; fe042783
627 38000060; fe042783
628 38000061; 00070703
629 38000070; 00070023
629 38000070; 00070023
629 38000070; 0000071
629 38000071; fe74263
631 38000071; 00000071
632 38000071; 00000071
632 38000078; 00000071
633 38000078; 00000071
633 38000078; 00000071
633 38000088; 0112403
634 38000088; 0210113
635 38000088; 000008067
addi sp,sp,-32
sw ra,28(sp)
sw s0,24(sp)
addi s0,sp,32
jal ra,38000024 <initfir>
sw zero,-20(s0)
j 380001a0 <fir+ 0x114>
li a5,10
sw a5,-24(s0)
j 380000ec <fir+ 0x60>
lw a5,-24(s0)
addi a5,a5,-1
li a4,92
slli a5,a5,0x2
add a5,a4,a5
lw a4,0(a5)
li a3,92
lw a5,-24(s0)
slli a5,25,0x2
add a5,a3,a5
sw a4,0(a5)
lw a5,-24(s0)
slli a5,25,0x2
add a5,a3,a5
lw a4,0(a5)
lw a5,-24(s0)
slli a5,25,0x2
add a5,a3,a5
sw 44,0(a5)
lw a5,-24(s0)
lw a5,-24(s0)
lw a5,-24(s0)
slli a5,a5,0x2
add a5,a4,a5
lw a4,0(a5)
li a5,22
sw a4,0(a5)
li a5,92
sw a4,0(a5)
li a5,92
sw a4,0(a5)
sw zero,-28(s0)
sw zero,-28(s0)
sw zero,-32(s0)
j 38000170 <fir+ 0xe4>
li a4,0
lw a5,-32(s0)
```


670 3800010c: 09C00732 671 38000110: fe042223 672 38000114: fe042223 672 38000118: 05800066 674 3800011c: 00000713 675 38000120: fe042783

```
slli a5,a5,0x2
add a5,a4,a5
lw a3,0(a5)
li a4,92
lw a5,-32(s0)
slli a5,a5,0x2
add a5,a4,a5
lw a6,0(a5)
mv a1,a5
mv a0,a3
jal ra,38000000 <_mulsi3>
mv a5,a0
mv a4,a5
lw a5,-28(s0)
add a5,a5,a4
ssw a5,-28(s0)
lw a5,-32(s0)
lw a4,-32(s0)
li a5,10
bge a5,a4,3800011c <fir+ 0x90>
li a4,136
lw a5,-20(s0)
slli a5,10
bge a5,a4,3800011c <fir+ 0x90>
li a4,136
lw a5,-20(s0)
slli a5,a5,0x2
add a5,a4,a5
lw a4,-28(s0)
sw a4,0(a5)
lw a5,-20(s0)
addi a5,a5,1
sw a5,-20(s0)
lu a5,-10
bge a5,a4,380000a8 <fir+ 0x1c>
li a5,10
bge a5,a4,380000a8 <fir+ 0x1c>
li a5,136
mv a0,a5
lw ra,28(sp)
lw s0,24(sp)
addi sp,sp,32
ret
                                                                                                                                                       00273733
00f707b3
0007a683
05c00713
fe042783
709 380001ac: 08800793
711 380001bc: 09078513
712 380001b4: 01c12083
713 380001b8: 01812403
713 380001bc: 02010113
715 380001c0: 00008067
```

Interface between BRAM and wishbone

#### Waveform from xsim:


When mprj io[37:0] =16'hAB40, the CPU is starting to execute the FIR.




Wishbone send the results of the data calculations to the interface



Check bits = 'hAB51 end of FIR engine



Then write the result to BRAM.



Synthesis report

1. Slice Logic								
			Prohibited					
Slice LUTs*	15	0	. 0	53200	0.03			
LUT as Logic	15	0	0	53200	0.03			
LUT as Memory	0	0	0	17400	0.00			
Slice Registers	5	0	0	106400	<0.01			
Register as Flip Flop	5	0	0	106400	<0.01			
Register as Latch	0	0	0	106400	0.00			
F7 Muxes	0	0	0	26600	0.00			
F8 Muxes	0	0	0	13300	0.00			
+	+	+	<b></b>	+	++			

2. Memory				
+	+	+	+	++
Site Type	Used	Fixed	Prohibited	Available   Util%
+	+	+	+	++
Block RAM Tile	8	0	0	140   5.71
RAMB36/FIFO*	8	0	0	140   5.71
RAMB36E1 only	8			
RAMB18	0	0	0	280   0.00
+	+	+	+	++

**Github link** https://github.com/lkl110137918218/SoCdesign\_Lab4-1