### E-Portfolio Nvidia Cuda Script

\_\_\_\_\_/

# Agenda

- 1. Introduction
  - 1.1 The Benefits of using GPUs
  - 1.2 Performance Demo
  - 1.3 CUDA, short overview
- 2. Programming Model

- 3. Implementation
  - 3.1 Kernels
  - 3.2 Thread Hierarchy
  - 34 Heterogenous Programming
- 4. Usage
  4.1 Installation
  4.2 IDEs & Tools
- 5. Demo
- 6. More Info

# 1.1 The Benefits of using GPUs


- GPU provides much higher instruction troughput and memory bandwith
- similar price and power envelope
- Designed with different goals:
  - -CPU is designed to excel at executing a sequence of operations (in a thread) as fast as possible
  - GPU is designed to excel at executing thousands of sequences in parallel

    L> specialized for highly parallel computations

    L> more transistors are devoted to data processing rather than data caching and flow control

    L> results in higher memory access latencies

    L> gets hidden by the raw computational power of the GPU



## 1.2 Performance Demo

- Matrix Multiplication Cuda vs C++
- 1.3 Cuda Short Overview
  - Introduced in 2006
  - is a general purpose parallel computing platform and programming model
  - uses the parrallel Compute engine of Uvidia GPUs

### **GPU Computing Applications**

#### Libraries and Middleware

ı	cuDNN TensorRT	cuFFT cuBLAS	CULA MAGMA	Thrust	VSIPL SVM	PhysX OptiX	MATLAB Mathematica
	IensorRI	cuRAND cuSPARSE	MAGMA	NPP	OpenCurrent	iRay	Mathematica


#### **Programming Languages**

C C++ Fortran	Java Python Wrappers	DirectCompute	Directives (e.g. OpenACC)
---------------	----------------------------	---------------	------------------------------



### CUDA-Enabled NVIDIA GPUs

NVIDIA Ampere Architecture (compute capabilities 8.x)				Tesla A Series
NVIDIA Turing Architecture (compute capabilities 7.x)		GeForce 2000 Series	Quadro RTX Series	Tesla T Series
NVIDIA Volta Architecture (compute capabilities 7.x)	DRIVE/JETSON AGX Xavier		Quadro GV Series	Tesla V Series
NVIDIA Pascal Architecture (compute capabilities 6.x)	Tegra X2	GeForce 1000 Series	Quadro P Series	Tesla P Series
	Embedded	Consumer Desktop/Laptop	Professional Workstation	Data Center



solved in Blocks of threads

L> these blocks solve these sub problems by allowing threads to cooperate

- blacks are scaled automatically over the number of

## 3.1 Kernels

- A Kernel represents the smallest possible sub Problem It is a C++ function wich gets executed n times by n different Cuda threads.
- It is defined by using the \_\_global\_\_ declaration specifier example:

```
__global__ void VecAdd(float* A, float* B, float* C)
{
   int i = threadIdx.x;
   C[i] = A[i] + B[i];
}
```

- A Kernel can be executed by using the execution configuration Syntax:

```
// Kernel invocation with N threads
VecAdd<<<1, N>>>(A, B, C);
```

- Each thread that executes the Kernel is given a unique thread 1D, that can be accessed through build in variables: inti = thread ldxx

3.2. Thread Hierarchy

- threadldx is a 3 component Vector L> threads can be identified using a 1-,2,-3-dimensional thread Index forming a block of threads -> a thread Block by provides a natural way to invoke computation across the elements in a domain

Block 1 Block 2 Block 3

Block 4 Block 5 Block 6 Block 7

RTX 2070 super -40 SM - 2560 Cuda Cores -> 64 per 54

- Number of threads in a Block is set by the user

SM0 SM1 Block 0 Block 1 Block 2 Block 4 Block 5 Block 6 Block 7 - However to take


tull advantage of your GPU you should calculate the block size and the number of blocks to use.

- To calculate the block size I block Dim you divide the number of Cuda Cores by the number of streaming Multiprocessors (SMs), e.g. for a
RTX 2070 super: blockSize = 2560 / 40 = 64

- After that you'll have to calculate the number of blocks to use for this you can use the following formular:

num Blocks = (N + block Size - 1) / block Size
with N= total Number of threads you need in
your programm


- The resulting number of Blocks usually exceeds the number of available SMs on the GPU
- These Blacks get organized in a Grid, the number of blacks per Grid and the number of threads per block gets specified in the 224 >>> syntax
- besides the
  threadldx, which
  represents the
  thread Index
  inside a Black
  there is another
  built-in variable
  which represents



the number of threads per block: block Dim and the current block ID: block ldx


This allows us to index elements as follows:

gridDim.x = 4096



# 3.3 Heterogeneous Programming

The Cuda Programming Model assumes that the Cuda threads get executed on a physically seperate device that operates as a coprocessor to the host running the C++ Programm, e.g.: Kernels execute on a GPU and the C++ programm on the CPU. It also assumes that both devices maintain their own seperate memory spaces in DRAM, which is reflerred to as host memory and device memory. Therefor in the host programm device memory has to be allocated and deallocated and data needs to be transferred through calls to the Cuda Runtime



## 4.1 Installation

- Download & install the Cuda Toolkit from Nvidia Cudo Zone

4.2 IDES & Tools

DEs:-Nsight Studio (eclipse based)-> with debug

- Clion -> without debugging tools

Tools: Visual Studio > with debugging tools

- Nvidia Visual Profiler: tool to run performance analysis on Cuda Kernels

5. Programming Demo

- Matrix Addition in C++

6. More Info

- Nvidia Cuda Zone

- Nvidia Developer Programm

- docs nvidia. com