CS6560: Parallel Computer Architecture

Programming for Performance

Madhu Mutyam

PACE Laboratory
Department of Computer Science and Engineering
Indian Institute of Technology Madras



Feb 13 - 20, 2018

Partitioning For Performance

Sequential Work Speedup(p) $max_p(Work + Synch\ Wait\ Time + Comm\ Cost + Extra\ Work)$

- ▶ Balance the workload
- Reduce communication
- ▶ Reduce the extra work done to determine and manage a good assignment

Load Balance and Synchronization


- ▶ Identify enough number of tasks
- Managing Tasks
- Reducing serialization and synchronization cost

Identifying Enough Number of Tasks

- ▶ Data parallelism
 - ▶ Similar functions executed on elements of a large data structure
 - Grows with data set size
- ► Function parallelism
 - ▶ Different functions executed concurrently on same or different data
 - ▶ Does not grow with the size of the problem

Managing Tasks


- Static assignment of tasks
 - Load may not be balanced
 - ▶ Low task management overhead
- Dynamic assignment of tasks
 - ▶ Load balancing at runtime
 - ► Semi-static assignment
 - Dynamic tasking
 - High task management overhead



Reducing Serialization

- ► Careful about assignment, orchestration, and scheduling of tasks
- ▶ Event synchronization
 - ▶ Reduce the use of conservative synchronization
 - ► Fine-grained synchronization is more complex to program
 - Execution of more synchronization operations
- ▶ Mutual exclusion
 - Separate locks for separate data items
 - Ex:- lock per task in task queue, not per queue
 - ▶ fine grained ⇒ low contension, but more space and less reuse
 - Stagger critical sections in time
 - Make critical sections smaller and less frequent
 - do not do reading/testing in critical section, only modifications





Data Access and Communication in Multi-Memory System Performance in Uniprocessor Systems Multiprocessor system can be viewed as $\mathit{Time}_{\mathit{program}}(1) = \mathit{Busy}(1) + \mathit{Data}\,\mathit{Access}(1)$ a collection of cooperating processors ► Goals: balancing load, reducing inherent communication and extra work ▶ a multi-cache, multi-memory system ▶ Reducing the data access cost ▶ Effect the performance irrespective of programming model Optimize the program: data locality ▶ Optimize the machine: bigger caches, latency tolerant techniques Multiprocessor As An Extended Memory Hierarchy Artifactual Communication in the Extended Memory Hierarchy ► Sources of artifactual communication: Poor allocation of data

message passing model

▶ Memory closer to the processor provides

Data movement is transparent in shared


Improve the architecture or the data locality to improve data access performance


memory model while it is explicit in

high bandwidth and low latency

Exploit Temporal Locality to Reduce Artifactual Communication

- Structure an algorithm to map working sets well
 - Programmer can keep the working sets small
 - ► Techniques that reduce inherent communication can reduce working sets
 - Assign tasks that tend to access same data to the same process
 - When multiple data structures are accessed in the same phase of a computation:
 - ▶ Prefer temporal locality on non-local data rather than local data
 - ▶ Solver example: blocking to exploit temporal locality





Exploit Spatial Locality to Reduce Artifactual Communication

- Spatial locality is affected by
 - Granularity of data transfer

 Unnecessary data in a transfer Unnecessary transfers of data

Finite replication capacity


Redundant communication of data


- ► Granularity of allocation
- Granularity of coherence
- ▶ Keep the data accessed by a processor close together (contiguous) in the address space and data accessed by different processors apart

Cold, capacity, conflict, and communication misses at cache

Communication misses do not diminish with cache size


▶ Restructure the data to interact better with the granularity of allocation





Trade-offs with Inherent Communication

▶ Block vs strip decomposition



Cost of Communication

$$C = Freq \times (Overhead + Delay + \frac{Length}{Bandwidth} + Contention - Overlap)$$

(1)

Madhu Mutyam (IIT Madras)

Feb 13 - 20, 201

18/1

idhu Mutyam (IIT Madras)

Feb 13 - 20, 2018

(4)

Reducing Overhead

- ► Fewer but larger messages
 - ▶ Easy in explicitly initiated communication
 - ► Coalesce reads and writes into larger messages in shared memory model
- Making larger messages is easy in applications that have regular data access and communication patterns
- Trade-off between extra work to determine which data to coalesce and savings in overhead

Reducing Delay

 Optimize the communication assist and network interface hardware components

Network transit delay = $freq \times (hop\ count) \times (hop\ latency)$

Map processes to processors in a way to exploit the network topology for reducing the hop count

9


ladhu Mutyam (HT Madras

eb 13 - 20, 20


Madhu Mutyam (HT Madras)


Feb 13 - 20, 2018

Reducing Contention



- Latency to serve a request increases with the number of contenders
- Stall time across processors can lead to synchronization wait times
- Use topology-aware process mapping and communication scheduling to reduce network contention
- Reduce contention at the processing elements






Overlapping Communication and Computation

- Prefetching Initiate communication well before the data is actually needed
- ▶ Initiate some other useful computation or communication
- Multithreading Switch to a different thread when a communication event is encountered

eb 13 - 20, 2018



Summary

- ▶ It is important to understand the parallel programs and workloads that we run on the systems
- ▶ Programming for performance is a process of successive refinement
- ► Key points for performance improvement:
 - ► Load balancing
 - ► Communication cost
 - Data locality and its interaction with replication capacity



Thank You



dadhu Mutyam (IIT Madras)

Feb 13 - 20, 2018