

Luke Qiao

lkqiao@stanford.edu | (858) 663-4085 | linkedin.com/in/luke-qiao/ | lkqiao.github.io/

EDUCATION

Stanford University

BS/MS, Electrical Engineering (GPA: 4.07/4.0)

Stanford, CA

Sep 2023 – Jun 2027

TECHNICAL SKILLS AND INTERESTS

Python, Java, C++, Analog & Digital Circuit Design, PCB Design, KiCad, Altium Designer, LTSpice & HSPICE, Verilog, Xilinx Vivado, FPGA, EDA Tools, Linux, Machine Learning, Signal Processing, MATLAB, Design Verification, Git, Robotics, Robot Autonomy, ROS 2, Gazebo

EXPERIENCES

Sandia National Laboratories

R&D Intern / Co-op, III-V Microelectronics Group

Jun 2025 – Dec 2025

Albuquerque, NM / Remote, CA

- Led the design of a proof-of-concept rad-hard **RF amplifier** PCB using LTSpice, Keysight ADS, and Altium Designer
- Accounted for stability and **impedance matching**, designed **distributed components** to minimize effect of parasitics
- Achieved a gain of **~20 dB** in the **1-5 GHz range**, meeting required specs and **demonstrating for the first time** that the group's custom HBT technology was capable of RF applications.
- Substantially improved **heterojunction bipolar transistor (HBT)** noise modeling, reducing simulation error by **60%**

Apple

CAD Engineer Intern, Silicon Engineering Group

Jun – Sep 2024

Santa Clara, CA

- Built **machine learning (ML) models** in Python to reduce **physical design verification (PDV)** algorithm runtime (**50% decrease**) via optimal CPU allocation; deployed to production as a useful internal verification tool in Apple's design flow
- Developed **multithreaded** heuristic algorithms for efficient automated data collection; trained **neural networks & mathematical models** for PDV runtime prediction (**5% error**); used predictions in custom CPU **scheduling algorithm**
- Gained technical experience in **VLSI, Verilog, and physical layout**; presented project to high-level Apple SEG executives

Stanford Radio Glaciology Research Group

Undergraduate Researcher

Feb – June 2025

Stanford University

- Leveraging multistatic **ApRES radar** for ice temperature & bed material estimation and high-res bed topography imaging
- Optimized onboard signal processing; mixed chirped Tx/Rx signals, applied **LPF and FFT** for object depth estimation
- Tested and characterized various **bowtie antenna** designs; deployed **RFoF links** to mitigate coaxial attenuation loss and impedance mismatch; performed **coherent phase-aligned averaging** to enhance SNR across trials

Stanford Student Space Initiative

Battery Board Co-Lead

Nov 2023 – Apr 2024

Stanford University

- Co-led the **Battery Board Thermal Circuit** project for SAMWISE, Stanford Student Space Initiative's 2U CubeSat
- Designed & analyzed circuit to regulate battery temp. using MOSFETs for **optimal power efficiency**, met required specs
- Created **PCB** schematic and layout in **KiCad**; simulated behavior in **LTSpice**; automated trace layout with **Python scripts**

PROJECTS

Music Synthesizer | Verilog, Xilinx Vivado, FPGAs, Digital System Design, Static Timing Analysis, Neural Networks

- Created a music synthesizer on a **FPGA** using **Verilog** in **Xilinx Vivado**; implemented features **purely in hardware**
- Emotion prediction w/ FNN, DSP & harmonic synthesis, ADSR envelope, ROMs, screen display via HDMI/DVI encoder
- Developed proficiency in **digital system design**, testbench development, pipelining to fix **static timing analysis** errors

Adaptive Musical Accompanist | Signal Processing, MATLAB, 1st Place @ California Science and Engineering Fair

- Currently building a product enabling musicians to rehearse with computers, simulating behavior of human accompanists
- Designed novel tempo-detection algorithms via **signal processing methods** in **MATLAB** (STFT + wavelet transform and tempograms for onset detection, filtering & smoothing)

Custom Stereo Bluetooth Speaker | Analog Circuits, ICs, FFT, Soldering, Oscilloscope

- Engineered **stereo bluetooth speaker** from scratch; created a **class-D amplifier** to drive two speakers, with input signal via bluetooth receiver (achieved **< 1%** total harmonic distortion); designed custom power brick
- Evaluated performance through **analog circuit analysis** and validated calculations from **oscilloscope** measurements
- Developed proficiency in soldering, oscilloscopes, multimeters, power supplies & function generators

HONORS AND AWARDS

- Professional Society Award Winner, Society of American Military Engineers
- American Invitational Mathematics Examination Qualifier (Top 2.5%), Mathematical Association of America
- 1st Place and Piano Performance at Carnegie Hall, American Protégé International Competition of Romantic Music