




REVISION HISTORY Revision Description Checked Date Drawn Schematics Index: Ver 1.0 Initial 2015-01-07 Ver 1.1 2015-02-27 D Ver 1.1 1. PWR-DRAM-EN和PWR-STB-EN增加上拉电阻 2. AVCC分压电阻R17改为442K-1% 3. SGM89000的输入电阻R57、R63改为47K 4. SGM89000封装改为TSSOP-14 5. Q7改为U24 (SY6280) 6. LED D7、D8颜色更改 7. U16的LDO改为1.8V (PST73118BETV) 8. USB-SATA改为USB3口 Xunlong Software H3-Prototype REVISION HISTORY




























Xunlong Software Design Name H3-Prototype						
Date:	Saturday, February 28, 2015	Sheet	11	of	16	














Place filter network close to CLK125. Reserved for EMI




Place filter network close to RX_CLK. Reserved for EMI










Note 2: The Trace length from CA(22uF),CB(0.1uF) to Pin 44,45(VDDREG) must be within 0.5 cm. The trace width from AVDD33 to Pin 44,45 should>40mi











LED0:Blinking=Transmitting or Receiving. LED1:Link Up/Down

2	Xunlong Software					
Design Name						
	H3-Prototype					
Size	Page Name				Rev	
A3	FE-DBG					
Date:	Saturday, February 28, 2015	Sheet	12	of	16	











Xunlong Software								
Design	Design Name							
	H3-Prototype							
Size	Page Name				Rev			
Ä3	Sil9612-4K							


WIFI











Xunlong Software					
Design	Name H3-Prototype				
Size A3	Page Name FE-DBG				Rev
Date:	Saturday, February 28, 2015	Sheet	14	of	16

