

Summary: DSP/ML is complex and it slows time-to-market

Complexity from the "physical domains" and the "software computation domains"

- ⇒ Split the problem in smaller pieces ("computing nodes")
- ⇒ The Nodes are in Flash, activated by an interpreted scenario of stream processing
- ⇒ A "low-code" scheme is used to add other Nodes







Splitting the problem, looking at the different focus

Silicon vendors

 $First\ interest: \underline{brute\ force}\ demonstration\ of\ the\ architecture\ on\ micro-kernel$

Other interests: the software ecosystem can switch to a new HW architecture

Many "nodes" pre-installed in the Flash

Software developers

First interest : <u>ease of developments</u> with tools, tutorials, compute <u>libraries</u>

Other interests: portability and performance scaling of existing code base

Standard interfaces, secured "Stores" libs: NEON/MVE.. malloc for TCM Language independent

Graph
Interpreter
selling
message

System integrators

First interest : wide <u>catalog of applications</u>, multi-source, decent performance

Other interests : accelerate <u>time to market</u> with good development tools

Graph portability, AI done locally

Low-code, Fast tuning

Low-code firmware updates

Avoid failing firmware updates


(drift, warm-boot)

Self-recovery (drift, warm-boot)



Stream-based processing - different domains of expertise


System and software complexity of a graph of DSP/ML processing is originated from the various domains of expertise



Different software engineering domains



Stream-based processing with graph of computing nodes




Our proposal: stream-processing is implemented with a graph of computing nodes **designed independently** (from different providers), some nodes can be pre-installed in the Flash of the platform manufacturer

The proof of concept is in production with the graph of <u>EEMBC audiomark</u> using four DSP nodes (beamformer, echo and noise suppressor and a <u>classifier node</u> for Key Word Spotting) running with or without NPU, but with the same node's interface



Manifests of interfaces for Nodes, Graph-I/O, Processor

Standardized, and formalized interfaces, between nodes, with the scheduler and with the graph interfaces




- 1 Inter-node interface: data format (sampling rate, interleaving, raw format, frame size)
- 2 Processor interface with nodes: memory allocation and TCM, compute libraries and NPU
- **3 Graph-I/O interfaces**: buffering and polling scheme, mixed-signal configuration of the domains



Graph interpreter and scheduler

The graph intermediate format is a text file, "compiled" to build a scheduling table and a memory mapping

The compiled graph is a linked-list with references to memory buffers and node addresses





Compilation process using "Manifests"

SRAPH COMPILATION

"manifests" of the I/O and nodes are helping the "graph compiler" to build the memory map and the data flow between Nodes

Graph description

+

Node manifests

Platform manifest

Graph interfaces manifests

List of installed Nodes

List of application callbacks

Compact binary representation of the graph

- 1. Header.
- 2. IO-interfaces.
- 3. Data and stream formats.
- 4. **Scripts** of byte codes.
- 5. Nodes and their parameters
- 6. **Buffer description** of arcs.
- 7. Memory sections.

Graph interpreter (target)

- 1. Parse the graph I/Os
- 2. Check the Node's FIFO
- 3. Parse the graph of nodes
- 4. lock the node for execution
- 5. **Update the FIFO** R/W


GRAPH EXECUTION

6. **Return** to application




arm

Graph design



Manifests of Nodes



1 Inter-node interface and interface with the platform :

a text file (readable syntax)


done once at node delivery

```
SOFTWARE COMPONENT MANIFEST - "arm stream filter"
node developer name
                                             ; developer name
                      arm stream filter
                                             ; node name
node name
node_using_arc_format 1
                                   ; to let filter manage q15 and fp32
node mask library
                                   ; dependency with DSP services
   MEMORY ALLOCATIONS
                                    ; first memory bank (node instance)
node mem
                      76
node mem alloc
                                    ; amount of bytes
                                    ; second memory bank (node fast working area)
node mem alloc
node mem type
                                    ; working memory
node mem speed
                                    ; critical fast
    ARCS CONFIGURATION
node arc
node arc nb channels
                          {1 1 2} ; arc intleaved, options for the number of channels
node_arc_raw_format
                                  ; options for the raw format STREAM S16, STREAM FP32
node arc
node arc nb channels
                        {1 1 2}
                                    ; options for the number of channels
node_arc_raw_format
                                   ; options for the raw format STREAM S16, STREAM FP32
end
```




Graph (a text file: manual input or generated by a GUI)

Nodes




Arcs





"Compiled" Graph (used by the scheduler)





© 2025 Arm

Processor manifest: memory mapping

```
Shared memory declaration

Number of memory banks below, bit-field of installed compute libraries
```

```
; mumber of processors
2 number of shared memory

; processor and architecture ID are in the range [1..7]
;
; Access 0 data/prog R/W, 1 data R, 2 R/W, 3 Prog, 4 R/W
; Speed 0 slow/best effort, 1 fast/internal, 2 TCM
; Type 0 Static, 1 Retention, 2 scratch mem

;---MEMID SIZE A S T Comments
0 8000 1 0 0 shared memory
3 1000 1 0 1 simulates shared retention memory
```

```
Private memory declaration
```

```
; Processor #1 - architecture #1 , two processors ; proc ID, arch ID, main proc, nb mem, service mask, I/O 1 1 1 2 15 7


;---MEMID SIZE A S T Comments 1 1000 1 2 0 simulates DTCM 2 1000 1 2 1 simulates ITCM
```

```
List of streams the processor can activate
```

List of Nodes mapped to processors

```
... (continued) ...
   Processor #2
   proc ID, arch ID, main proc, nb mem, service mask, I/O
;---MEMID SIZE A S T Comments
   1 1000 1 2 0 index 1/2 point to different physical addresses
       1000 1 2 1 index 1/2 point to different physical addresses
;-----IO AFFINITY WITH PROCESSOR 2-----
   ;Path IO Manifest
                      IO AL idx Comments
   1 io platform data in 0.txt
                                0 shared with Proc 1
   1 io platform motion in 0.txt
                               3 accelero=gyro
; Processor #3 - new architecture, one processor
  proc ID, arch ID, main proc, nb mem, service mask, I/O
          2 0
; --- MEMID SIZE A S T Comments
;----IO AFFINITY WITH PROCESSOR 2-----
   ;Path IO Manifest
                          IO AL idx Comments
   1 io platform 2d in 0.txt
                                5 camera
   1 io platform gpio out 1.txt
:----- ALL NODES -----
; scheduler algorithm :
; if the node archID > 0 then check compatibility with processor archID and exit
; if the node procID > 0 then check compatibility with processor procID and exit
                     Node Manifest
          script/node manifest script.txt
                                                0 0 | 1 runs everywhere
          router/node manifest router.txt
                                                                  archID-1
       amplifier/node manifest amplifier.txt
          filter/node manifest filter.txt
       modulator/node manifest modulator.txt
      demodulator/node_manifest_demodulator.txt
        detector/node manifest detector.txt
       resampler/node_manifest_resampler.txt
      compressor/node manifest compressor.txt
   3 decompressor/node manifest decompressor.txt
         JPEGENC/node manifest bitbank JPEGENC.txt
         TJpgDec/node manifest TjpgDec.txt
         filter2D/node manifest filter2D.txt
                                                      | 13 only a
                                                                  chID-2
       detector2D/node manifest detector2D.txt
                                                0 2 | 14 single
                                                                  processor
end; the platform manifest ends here
```

Manifests of interfaces for Graph-I/Os



3 Graph-I/O interfaces:

a text file (readable syntax)
done once at platform manufacturing

```
io_platform_sensor_in_0
                                            ; name for the tools
analog_in
                                                            unit: dB, Vrms, mV/Gauss, dps, kWh, ...
io commander0 servant1 1
                                            ; commander=0 servant=1 (default is servant)
io buffer allocation
                                            ; default is 0, which means the buffer is declared outside of the graph, VID 1
io direction rx0tx1
                                            ; direction of the stream 0:input 1:output from graph point of view
io_raw_format
                                            ; options for the raw arithmetics computation format here STREAM S16
                       {1 17}
io nb channels
                      {1 1 2}
                                            ; multichannel intleaved (0), deinterleaved by frame-size (1) + options for the number of channels
io frame length
                       {1 2 16}
                                            ; [ms]0/[samp]1 + options of possible frame size
io_subtype_units
                      104
                                            ; depending on the domain. Here Units_Vrms of the "general" domain (0 = any or underfined)
io analogscale
                                            ; 0.55V is corresponding to full-scale (0x7FFF or 1.0f) with the default setting
io sampling rate
                       {1 16000 44100 48000} ; sampling rate options (enumeration in Hz)
io_rescale_factor
                      12.24 -44.3
                                            ; [1/a off] analog input = invinterpa x ((samples/Full Scale Digital) - interpoff)
```



Graph API (one entry-point to the scheduler)

1) Graph interpreter interface for the application :

```
void arm graph interpreter (uint32 t command, arm stream instance t *S, uint8 t *data, uint32 t size)
Commands: reset the graph, execute, check boundary FIFO filling state and move data in/out, update the use-case
Instance: structure of pointers to the graph, to the installed nodes and application callbacks, to the data stream interfaces functions (below),
         control fields and static memory of the scheduler instance.
```

2) Stream interfaces used by the scheduler to initiate data moves (abstraction layer of the BSP):


```
void (io function ctrl) (uint32 t command, uint8 t *data, uint32 t length);
Commands: set buffer, set parameters, data move, stop
```

3) One callback, after data moves (to update the FIFO descriptors):

```
void arm graph interpreter io ack (uint8 t fw io idx, uint8 t *data, uint32 t data size)
```

4) One prototype for all nodes:

```
void node XXXX (uint32 t command, void *instance, void *data, uint32 t *status)
```



Abstraction layer of IOs: data-move and settings + callback to set the FIFO or

Data move from the application with same functions for FIFO setting



Small memory footprint for LoRA


Remote sensors connected through LoRA have a data rate as low as 50Bytes/s
A graph size of two nodes (+ their respective parameters and a script) is in the 500Bytes range

An interpreter eliminates the risk of malware injection during firmware updates

RAM (graph and application)

Flash (graph, Nodes, application)

Filter and detector nodes with 1kB-RAM





Graph with embedded scripts

A graph can incorporate nodes with interpreted code using basic integer/float arithmetics.

The instruction "CALLSYS" gives access to nodes (set/read parameters), arcs (read/write, check access time-stamps), application callbacks, etc..

The script interpreter is consuming less than 100 Bytes of stack memory.


Why would you need Python for very simple operations similar to the ones of pocket calculator?


Examples of instructions



Next steps: low-code for smart-home sensors

Do we need a complex programming environment to drag and drop software components from a Store?









Thank You Danke Gracias Grazie 谢谢

ありがとう

Asante

Merci

감사합니다

धन्यवाद

Kiitos

شکرًا

ধন্যবাদ

תודה ధన్యవాదములు

