

```
Ex input:
                                                                            9 set 9550ciative cache, or a fully associative cache)
         Not lines per set (18115 you if we have a direct mapped cache,
8 - B = Block size (bytes)
8 - m = H of Physical address bits (# of bits in address)
                                        b=1092(8) = 34 N of welk offset bits
    hit time (h) = (Ex: 1 cycle)
    - Miss Penaity (P) (Ex: 30 CYCLES)
20
22
24
26
28
2a
30
32
34
36
38
36
20
22
24
12
0e
                                                                                    cache misses
                                         5= 1092 (4) = 2
     - Integer addresses
                                      t = 8 - 5
                                       = 3 = # of bits
                                                 T
                                            T
                                                      SI
                                                                                 BO
                                                              5I
                                                                     80
                                                                            Bo
                                                 2
                                                                                 7
0c
         Stops at -1
   Ex output:
    20 M —)
22 H —)
24 H —)
26 H —)
28 M —)
2a H —]
30 M —]
                                    20 - Cache miss
                                    20. 21, 22, 23, 24, 25, 26, 27 to cache memory
                                    22 - Cache hit
                                    24 -) cache hit
     30
32
                                   26 -) cache hit
                                   28 - cache miss
                                  26, 29, 20, 26, 20, 2d, 2e, 2f to
                                                                                cache memory
                                  24 - cache hit
                                  30 -> cache miss
     22
24
                                  30, 31, 32, 34, 35, 36, 37 to cache memory
                                  32 -> cache hit
               +30 +1
                                  34 - cache hit
                                  36 - cache hit
               262 CYCLES
                                  38 - cache miss
                               38, 34, 34, 36, 36, 36, 38, 38 to cacle memory
                                 30 - cacle hit
miss rate
      8 cache misses
                                36 -) cache hit
    22 memory requests
                                3e y cache hit
  · 100 % 36%
                               40 - cache miss
                             40, 41, 42, 43, 44, 45, 46, 47 to cache memory
                              20 -) cache miss
                             20. 21, 22, 23, 24, 25, 26, 27 to cache memory
                              22 -> Cache hit
                             24 - ) Cache hit
                             12 - cache miss
                            10, 11, 12, 13, 14, 15, 16, 17 to cache memory
00, 01,02,03,64,05,06,07
08, 09, 04, 06, oc, od, oe, of
```

10, 11, 12, 13, 14, 15, 16, 17





省面 ňф 5 ěф ŏ曲 Addiess 20 00160 X XX Address 40 Address 80 Address 24 0010 0100 Address 40

0010 0000 0000 0000 1111 1100

-UP to 64 bits (use longs)

·/YOUTCOde (myInput > your output

diff your output myoutput