CNT-TFT Compact Model User Manual


Leilai Shao, UC Santa Barbara, Email:lshao@ucsb.edu

Model Setup


- Environment and File Required: Linux Cadence 6.15 or New, CNT_Sim.tar
- Import the Library:
 - o 1. Extract the file: tar –xvf CNT_TFT_Verilog_A.tar
 - 2. Add to your Library Path: vim cds.lib add the lib to your path as shown in Fig 1.
 After importing, you should be able to access the CNT_Sim and some Example Cells




- Cell : Test_InvD (This is a test cell of Pseudo-D Inverter)
 - Open Test_InvD as shown in Fig 3 and 4.





- o Open ADE and Load the default simulation setting by Session—Load State
 - Load the state from the "/your word dir/CNT_Sim/Test_InvD/", and you will see the default simulation setting as shown in Fig 5 and 6.







Cell: Test_RING5 (Test cell of 5 stage ring oscillator)









Summary

Current model may exist some convergence problems especially for transient simulations. The gate capacitor model is based on Mayer's Cap Model, so may exist discrepancies with real devices

Ref: <u>L. Shao</u>, <u>Huang</u>, <u>T. - C.</u>, <u>Lei</u>, <u>T.</u>, <u>Bao</u>, <u>Z.</u>, <u>Beausoleil</u>, <u>R.</u>, and <u>Cheng</u>, <u>K. - T.</u>, <u>"Compact Modeling of Carbon Nanotube Thin Film Transistors for Flexible Circuit Design"</u>, in *Design*, *Automation and Test in Europe (DATE)*, Dresden, Germany, 2018.