

# CNT-TFT Compact Model User Manual

Leilai Shao, UC Santa Barbara, Email: lshao@ucsb.edu

## Model Setup

- Environment and File Required: Linux Cadence 6.15 or New, CNT\_Sim.tar
- Import the Library:
  - 1. Extract the file: *tar -xvf CNT\_TFT\_Verilog\_A.tar*
  - 2. Add to your Library Path: *vim cds.lib* add the lib to your path as shown in Fig 1.After importing, you should be able to access the CNT\_Sim and some Example Cells

```
um_Digital_New
DEFINE Verilog_DigCells_JUN2017 /home/lshao/Calibre_UCSB/OPDK_1_5/OPDK/work/Veri
log_DigCells_JUN2017
DEFINE CNT_Sim /home/lshao/Calibre_UCSB/PDK/work/CNT_Sim
-- VISUAL --
lsh 2:vim 3: bash- "deathvalley" Sun 14:33 10/15
```

Figure 1 Add the CNT\_Sim to your Library Path. Change the "/home/lshao.." to your work dir




Figure 2 CNT\_Sim Lib and SubCells

- Cell : Test\_InvD (This is a test cell of Pseudo-D Inverter)
  - Open Test\_InvD as shown in Fig 3 and 4.




Figure 3 Cell--Test\_InvD












Figure 4 Decedent into the InvD\_par\_Dec20

- Open ADE and Load the default simulation setting by *Session—Load State*
  - Load the state from the *"/your word dir/CNT\_Sim/Test\_InvD/"*, and you will see the default simulation setting as shown in Fig 5 and 6.



➤ Cell: Test\_RING5 (Test cell of 5 stage ring oscillator)





## Summary

Current model may exist some convergence problems especially for transient simulations. The gate capacitor model is based on Mayer's Cap Model, so may exist discrepancies with real devices

Ref: [L. Shao](#), [Huang, T. - C.](#), [Lei, T.](#), [Bao, Z.](#), [Beausoleil, R.](#), and [Cheng, K. - T.](#), "Compact Modeling of Carbon Nanotube Thin Film Transistors for Flexible Circuit Design", in *Design, Automation and Test in Europe (DATE)*, Dresden, Germany, 2018.