Skip to content
Branch: master
Find file History
luismarques [RISCV] Fix static analysis issues
Unlikely to be problematic but still worth fixing.

Differential Revision: https://reviews.llvm.org/D67640

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@372391 91177308-0d34-0410-b5e6-96231b3b80d8
Latest commit 4d04769 Sep 20, 2019
Permalink
Type Name Latest commit message Commit time
..
Failed to load latest commit information.
AsmParser [RISCV] Fix static analysis issues Sep 20, 2019
Disassembler [RISCV] Remove fix introduced by r369573, superseded by r369580 Aug 21, 2019
MCTargetDesc [RISCV] Support llvm-objdump -M no-aliases and -M numeric Sep 10, 2019
TargetInfo Revert CMake: Make most target symbols hidden by default Jun 11, 2019
Utils [RISCV] Avoid signed integer overflow UB in RISCVMatInt::generateInstSeq Jul 18, 2019
CMakeLists.txt [RISCV GlobalISel] Adding initial GlobalISel infrastructure Aug 20, 2019
LLVMBuild.txt [RISCV GlobalISel] Adding initial GlobalISel infrastructure Aug 20, 2019
RISCV.h [RISCV GlobalISel] Adding initial GlobalISel infrastructure Aug 20, 2019
RISCV.td [RISCV] Add support for RVC HINT instructions Aug 21, 2019
RISCVAsmPrinter.cpp [RISCV] Support z and i operand modifiers Jul 8, 2019
RISCVCallLowering.cpp [RISCV GlobalISel] Adding initial GlobalISel infrastructure Aug 20, 2019
RISCVCallLowering.h [RISCV GlobalISel] Adding initial GlobalISel infrastructure Aug 20, 2019
RISCVCallingConv.td [RISCV] Add codegen support for ilp32f, ilp32d, lp64f, and lp64d ("ha… Mar 30, 2019
RISCVExpandPseudoInsts.cpp [RISCV] Convert registers from unsigned to Register Aug 16, 2019
RISCVFrameLowering.cpp [RISCV] Support stack offset exceed 32-bit for RV64 Sep 13, 2019
RISCVFrameLowering.h [RISCV] Convert registers from unsigned to Register Aug 16, 2019
RISCVISelDAGToDAG.cpp [RISCV] Fix static analysis issues Sep 20, 2019
RISCVISelLowering.cpp [RISCV] Fix static analysis issues Sep 20, 2019
RISCVISelLowering.h [RISCV] Avoid generating AssertZext for LP64 ABI when lowering floati… Aug 28, 2019
RISCVInstrFormats.td [RISCV] Implement pseudo instructions for load/store from a symbol ad… Feb 20, 2019
RISCVInstrFormatsC.td Update the file headers across all of the LLVM projects in the monorepo Jan 19, 2019
RISCVInstrInfo.cpp [RISCV] Support stack offset exceed 32-bit for RV64 Sep 13, 2019
RISCVInstrInfo.h [RISCV] Support stack offset exceed 32-bit for RV64 Sep 13, 2019
RISCVInstrInfo.td [RISCV] Add support for RVC HINT instructions Aug 21, 2019
RISCVInstrInfoA.td Reapply r372285 "GlobalISel: Don't materialize immarg arguments to in… Sep 19, 2019
RISCVInstrInfoC.td [RISCV] Add support for RVC HINT instructions Aug 21, 2019
RISCVInstrInfoD.td [RISCV] Add seto pattern expansion Apr 1, 2019
RISCVInstrInfoF.td [RISCV][NFC] Replace hard-coded CSR duplication with symbolic references Jul 5, 2019
RISCVInstrInfoM.td [RISCV] Custom-legalise i32 SDIV/UDIV/UREM on RV64M Jan 25, 2019
RISCVInstructionSelector.cpp [RISCV GlobalISel] Adding initial GlobalISel infrastructure Aug 20, 2019
RISCVLegalizerInfo.cpp [RISCV GlobalISel] Adding initial GlobalISel infrastructure Aug 20, 2019
RISCVLegalizerInfo.h [RISCV GlobalISel] Adding initial GlobalISel infrastructure Aug 20, 2019
RISCVMCInstLower.cpp [RISCV] Add lowering of global TLS addresses Jun 19, 2019
RISCVMachineFunctionInfo.h [RISCV] Delete a ctor that is commented out. NFC Jul 5, 2019
RISCVMergeBaseOffset.cpp [RISCV] Convert registers from unsigned to Register Aug 16, 2019
RISCVRegisterBankInfo.cpp [RISCV GlobalISel] Adding initial GlobalISel infrastructure Aug 20, 2019
RISCVRegisterBankInfo.h [RISCV GlobalISel] Adding initial GlobalISel infrastructure Aug 20, 2019
RISCVRegisterBanks.td [RISCV GlobalISel] Adding initial GlobalISel infrastructure Aug 20, 2019
RISCVRegisterInfo.cpp [RISCV] Support stack offset exceed 32-bit for RV64 Sep 13, 2019
RISCVRegisterInfo.h [RISCV] Implement RISCVRegisterInfo::getPointerRegClass Aug 27, 2019
RISCVRegisterInfo.td [RISCV] Add support for RVC HINT instructions Aug 21, 2019
RISCVSubtarget.cpp [RISCV GlobalISel] Adding initial GlobalISel infrastructure Aug 20, 2019
RISCVSubtarget.h [RISCV] Switch to the Machine Scheduler Sep 17, 2019
RISCVSystemOperands.td [RISCV][NFC] Replace hard-coded CSR duplication with symbolic references Jul 5, 2019
RISCVTargetMachine.cpp [RISCV GlobalISel] Adding initial GlobalISel infrastructure Aug 20, 2019
RISCVTargetMachine.h [RISCV] Add RISCV-specific TargetTransformInfo Jun 21, 2019
RISCVTargetObjectFile.cpp [RISCV] Put data smaller than eight bytes to small data section Apr 11, 2019
RISCVTargetObjectFile.h [RISCV] Put data smaller than eight bytes to small data section Apr 11, 2019
RISCVTargetTransformInfo.cpp [RISCV] Fix RISCVTTIImpl::getIntImmCost for immediates where getMinSi… Jul 9, 2019
RISCVTargetTransformInfo.h [RISCV] Add RISCV-specific TargetTransformInfo Jun 21, 2019
You can’t perform that action at this time.