Move .mir tests to appropriate directories

test/CodeGen/MIR should contain tests that intent to test the MIR printing or parsing. Tests that test something else should be in test/CodeGen/TargetName even when they are written in .mir. As a rule of thumb, only tests using "llc -run-pass none" should be in test/CodeGen/MIR. llvm-svn: 289254
llvm · Dec 9, 2016 · 2c7d52a · 2c7d52a
1 parent 3bdc0f1
commit 2c7d52a
Show file tree

Hide file tree

Showing 23 changed files with 0 additions and 2 deletions.
diff --git a/...deGen/MIR/AArch64/ldst-opt-zr-clobber.mir → ...t/CodeGen/AArch64/ldst-opt-zr-clobber.mir b/...deGen/MIR/AArch64/ldst-opt-zr-clobber.mir → ...t/CodeGen/AArch64/ldst-opt-zr-clobber.mir
diff --git a/...CodeGen/MIR/AArch64/machine-dead-copy.mir → ...est/CodeGen/AArch64/machine-dead-copy.mir b/...CodeGen/MIR/AArch64/machine-dead-copy.mir → ...est/CodeGen/AArch64/machine-dead-copy.mir
diff --git a/...CodeGen/MIR/AArch64/machine-scheduler.mir → ...est/CodeGen/AArch64/machine-scheduler.mir b/...CodeGen/MIR/AArch64/machine-scheduler.mir → ...est/CodeGen/AArch64/machine-scheduler.mir
diff --git a/...t/CodeGen/MIR/AArch64/machine-sink-zr.mir → .../test/CodeGen/AArch64/machine-sink-zr.mir b/...t/CodeGen/MIR/AArch64/machine-sink-zr.mir → .../test/CodeGen/AArch64/machine-sink-zr.mir
diff --git a/...eGen/MIR/AMDGPU/coalescer-subreg-join.mir → .../CodeGen/AMDGPU/coalescer-subreg-join.mir b/...eGen/MIR/AMDGPU/coalescer-subreg-join.mir → .../CodeGen/AMDGPU/coalescer-subreg-join.mir
diff --git a/.../CodeGen/MIR/AMDGPU/detect-dead-lanes.mir → ...test/CodeGen/AMDGPU/detect-dead-lanes.mir b/.../CodeGen/MIR/AMDGPU/detect-dead-lanes.mir → ...test/CodeGen/AMDGPU/detect-dead-lanes.mir
diff --git a/...t/CodeGen/MIR/AMDGPU/insert-waits-exp.mir → .../test/CodeGen/AMDGPU/insert-waits-exp.mir b/...t/CodeGen/MIR/AMDGPU/insert-waits-exp.mir → .../test/CodeGen/AMDGPU/insert-waits-exp.mir
diff --git a/...deGen/MIR/AMDGPU/inserted-wait-states.mir → ...t/CodeGen/AMDGPU/inserted-wait-states.mir b/...deGen/MIR/AMDGPU/inserted-wait-states.mir → ...t/CodeGen/AMDGPU/inserted-wait-states.mir
diff --git a/...odeGen/MIR/AMDGPU/invert-br-undef-vcc.mir → ...st/CodeGen/AMDGPU/invert-br-undef-vcc.mir b/...odeGen/MIR/AMDGPU/invert-br-undef-vcc.mir → ...st/CodeGen/AMDGPU/invert-br-undef-vcc.mir
diff --git a/llvm/test/CodeGen/MIR/AMDGPU/liveness.mir → llvm/test/CodeGen/AMDGPU/liveness.mir b/llvm/test/CodeGen/MIR/AMDGPU/liveness.mir → llvm/test/CodeGen/AMDGPU/liveness.mir
diff --git a/llvm/test/CodeGen/MIR/AMDGPU/movrels-bug.mir → llvm/test/CodeGen/AMDGPU/movrels-bug.mir b/llvm/test/CodeGen/MIR/AMDGPU/movrels-bug.mir → llvm/test/CodeGen/AMDGPU/movrels-bug.mir
diff --git a/...n/MIR/AMDGPU/optimize-if-exec-masking.mir → ...deGen/AMDGPU/optimize-if-exec-masking.mir b/...n/MIR/AMDGPU/optimize-if-exec-masking.mir → ...deGen/AMDGPU/optimize-if-exec-masking.mir
diff --git a/...MIR/AMDGPU/rename-independent-subregs.mir → ...Gen/AMDGPU/rename-independent-subregs.mir b/...MIR/AMDGPU/rename-independent-subregs.mir → ...Gen/AMDGPU/rename-independent-subregs.mir
diff --git a/...n/MIR/AMDGPU/scalar-store-cache-flush.mir → ...deGen/AMDGPU/scalar-store-cache-flush.mir b/...n/MIR/AMDGPU/scalar-store-cache-flush.mir → ...deGen/AMDGPU/scalar-store-cache-flush.mir
diff --git a/...CodeGen/MIR/AMDGPU/si-fix-sgpr-copies.mir → ...est/CodeGen/AMDGPU/si-fix-sgpr-copies.mir b/...CodeGen/MIR/AMDGPU/si-fix-sgpr-copies.mir → ...est/CodeGen/AMDGPU/si-fix-sgpr-copies.mir
diff --git a/...t/CodeGen/MIR/AMDGPU/subreg-intervals.mir → .../test/CodeGen/AMDGPU/subreg-intervals.mir b/...t/CodeGen/MIR/AMDGPU/subreg-intervals.mir → .../test/CodeGen/AMDGPU/subreg-intervals.mir
diff --git a/...IR/AMDGPU/vccz-corrupt-bug-workaround.mir → ...en/AMDGPU/vccz-corrupt-bug-workaround.mir b/...IR/AMDGPU/vccz-corrupt-bug-workaround.mir → ...en/AMDGPU/vccz-corrupt-bug-workaround.mir
diff --git a/llvm/test/CodeGen/MIR/AMDGPU/waitcnt.mir → llvm/test/CodeGen/AMDGPU/waitcnt.mir b/llvm/test/CodeGen/MIR/AMDGPU/waitcnt.mir → llvm/test/CodeGen/AMDGPU/waitcnt.mir
diff --git a/...test/CodeGen/MIR/ARM/imm-peephole-arm.mir → llvm/test/CodeGen/ARM/imm-peephole-arm.mir b/...test/CodeGen/MIR/ARM/imm-peephole-arm.mir → llvm/test/CodeGen/ARM/imm-peephole-arm.mir
diff --git a/...st/CodeGen/MIR/ARM/imm-peephole-thumb.mir → llvm/test/CodeGen/ARM/imm-peephole-thumb.mir b/...st/CodeGen/MIR/ARM/imm-peephole-thumb.mir → llvm/test/CodeGen/ARM/imm-peephole-thumb.mir
diff --git a/.../CodeGen/MIR/Hexagon/anti-dep-partial.mir → ...test/CodeGen/Hexagon/anti-dep-partial.mir b/.../CodeGen/MIR/Hexagon/anti-dep-partial.mir → ...test/CodeGen/Hexagon/anti-dep-partial.mir
diff --git a/...st/CodeGen/MIR/Lanai/peephole-compare.mir → llvm/test/CodeGen/Lanai/peephole-compare.mir b/...st/CodeGen/MIR/Lanai/peephole-compare.mir → llvm/test/CodeGen/Lanai/peephole-compare.mir
diff --git a/llvm/test/CodeGen/MIR/Lanai/lit.local.cfg b/llvm/test/CodeGen/MIR/Lanai/lit.local.cfg